Anzeige
Erschienen in:
1996 | OriginalPaper | Buchkapitel
Logic Verification
verfasst von : Xinghao Chen, Michael L. Bushnell
Erschienen in: Efficient Branch and Bound Search with Application to Computer-Aided Design
Verlag: Springer US
Enthalten in: Professional Book Archive
Aktivieren Sie unsere intelligente Suche, um passende Fachinhalte oder Patente zu finden.
Wählen Sie Textabschnitte aus um mit Künstlicher Intelligenz passenden Patente zu finden. powered by
Markieren Sie Textabschnitte, um KI-gestützt weitere passende Inhalte zu finden. powered by
Logic verification refers to verifying the correctness of a logic design before fabrication or even before any detailed physical design. It is motivated by the fact that changes and modifications in a large circuit are expensive, difficult and time-consuming. Therefore, throughout the design process, verification is done at various design levels and stages to ensure that every step in the design meets its objectives and requirements. Logic verification is usually employed at the end of the logic design phase.