Skip to main content

1999 | OriginalPaper | Buchkapitel

Multiple-Issue Processors

verfasst von : Dr. Jurij Šilc, Dr. Borut Robič, Professor Dr. Theo Ungerer

Erschienen in: Processor Architecture

Verlag: Springer Berlin Heidelberg

Aktivieren Sie unsere intelligente Suche, um passende Fachinhalte oder Patente zu finden.

search-config
loading …

Superscalar processors started to conquer the microprocessor market at the beginning of the 1990s with dual-issue processors. The principal motivation was to overcome the single issue of scalar RISC processors by providing the facility to fetch, decode, issue, execute, and write back results of more than one instruction per cycle. In fact, the first commercially successful super-scalar microprocessor was the Intel i960 RISC processor which hit the market in 1990. Further first-generation dual-issue superscalar RISC processors were the Motorola 88110, Alpha 21064, and the HP PA-7100.1 Other super-scalar RISC processors of the mid-1990s era were the IBM POWER2 RISC System/6000 processor, its offspring PowerPC 601, 603, 604, 750 (G3), and 620, the DEC Alpha 21164, the Sun SuperSPARC and U1traSPARC, the HP PA-8000, and the MIPS R10000. Today’s superscalar RISC processors MIPS R12000, HP PA-8500, Sun U1traSPARC-II, IIi and III, Alpha 21264, IBM POWER2-Super-Chip (P2SC) are 4-issue or 6-issue processors.

Metadaten
Titel
Multiple-Issue Processors
verfasst von
Dr. Jurij Šilc
Dr. Borut Robič
Professor Dr. Theo Ungerer
Copyright-Jahr
1999
Verlag
Springer Berlin Heidelberg
DOI
https://doi.org/10.1007/978-3-642-58589-0_4

Neuer Inhalt