Skip to main content
Fachgebiete
Automobil + Motoren Bauwesen + Immobilien Business IT + Informatik Elektrotechnik + Elektronik Energie + Nachhaltigkeit Finance + Banking Management + Führung Marketing + Vertrieb Maschinenbau + Werkstoffe Versicherung + Risiko
DE
EN
Themenseiten
Organisationspsychologie Projektmanagement Marketing Smart Manufacturing
Bücher
Zeitschriften
Weitere Formate
Podcasts Webinare Technik Webinare Wirtschaft Kongresse Veranstaltungskalender Awards
Jetzt Einzelzugang starten
Zugang für Unternehmen
Referenzkunden
ATZ-Fachkongress

Chassis.tech plus 2024


4 Kongresse in einer Veranstaltung

Treffen Sie in München die Fachleute von Chassis, Lenkung, Bremsen sowie Reifen/Räder.
Erweiterte Suche
Anmelden
nach oben
International Journal on Software Tools for Technology Transfer
Erschienen in: International Journal on Software Tools for Technology Transfer 1/2016

01.02.2016 | Regular Paper

A blueprint for system-level performance modeling of software-intensive embedded systems

verfasst von: Martijn Hendriks, Twan Basten, Jacques Verriet, Marco Brassé, Lou Somers

Erschienen in: International Journal on Software Tools for Technology Transfer | Ausgabe 1/2016

Einloggen

Aktivieren Sie unsere intelligente Suche, um passende Fachinhalte oder Patente zu finden.

search-config
loading …

Abstract

Exploration of design alternatives and estimation of their key performance metrics such as latency and energy consumption is essential for making the proper design decisions in the early phases of system development. Often, high-level models of the dynamic behavior of the system are used for the analysis of design alternatives. Our work presents a blueprint for building efficient and re-usable models for this purpose. It builds on the well-known Y-chart pattern in that it gives more structure for the proper modeling of interaction on shared resources that plays a prominent role in software-intensive embedded systems. We show how the blueprint can be used to model a small yet illustrative example system with the Uppaal tool, and with the Java general-purpose programming language, and reflect on their respective strengths and weaknesses. The Java-based approach has resulted in a very flexible and fast discrete-event simulator with many re-usable components. It currently is used by TNO-ESI and Océ-Technologies B.V. for early model-based performance analysis that supports the design process for professional printing systems.
Vorheriger Artikel Model-driven generation of runtime checks for system properties
Nächster Artikel Downward pattern refinement for timed automata

Sie haben noch keine Lizenz? Dann Informieren Sie sich jetzt über unsere Produkte:

Springer Professional "Wirtschaft+Technik"

Online-Abonnement

Mit Springer Professional "Wirtschaft+Technik" erhalten Sie Zugriff auf:

  • über 102.000 Bücher
  • über 537 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Finance + Banking
  • Management + Führung
  • Marketing + Vertrieb
  • Maschinenbau + Werkstoffe
  • Versicherung + Risiko

Jetzt Wissensvorsprung sichern!

Jetzt informieren

Springer Professional "Technik"

Online-Abonnement

Mit Springer Professional "Technik" erhalten Sie Zugriff auf:

  • über 67.000 Bücher
  • über 390 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Maschinenbau + Werkstoffe




 

Jetzt Wissensvorsprung sichern!

Jetzt informieren

Springer Professional "Wirtschaft"

Online-Abonnement

Mit Springer Professional "Wirtschaft" erhalten Sie Zugriff auf:

  • über 67.000 Bücher
  • über 340 Zeitschriften

aus folgenden Fachgebieten:

  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Finance + Banking
  • Management + Führung
  • Marketing + Vertrieb
  • Versicherung + Risiko




Jetzt Wissensvorsprung sichern!

Jetzt informieren
Fußnoten
1
We could have modeled an explicit memory management strategy. This, however, would complicate the model and its explanation in the next sections, which does not contribute to the goal of the example.
 
2
This state is not really necessary as the speed can be 0 in RUNNING. The PREEMPTED state, however, makes this explicit.
 
Literatur
1.
2.
3.
Balarin, F., et al.: Hardware–Software Co-design of Embedded Systems: The POLIS Approach. Kluwer, Dordrecht (1997)CrossRefMATH
4.
Basten, T., et al.: Model-driven design-space exploration for embedded systems: the Octopus toolset. In: ISoLA 2010, volume 6415 of LNCS. Springer (2010)
5.
Basten, T., et al.: Model-driven design-space exploration for software-intensive embedded systems. In: Model-Based Design of Adaptive Embedded Systems, volume 22 of Embedded Systems, pp. 189–244. Springer, New York (2013)
6.
Becker, S., Koziolek, H., Reussner, R.: Model-based performance prediction with the palladio component model. In: Proceedings of the 6th International Workshop on Software and Performance, WOSP ’07, New York, NY, USA. ACM (2007)
7.
Behrmann, G., David, A., Larsen, K.G.: A tutorial on Uppaal. In: SFM, volume 3185 of Lecture Notes in Computer Science. Springer (2004)
8.
Behrmann, G., et al.: Uppaal 4.0. In: Proceedings of the 3rd International Conference on the Quantitative Evaluation of Systems, QEST ’06. IEEE Computer Society (2006)
9.
Berthomieu, B., Diaz, M.: Modeling and verification of time dependent systems using time petri nets. IEEE Trans. Softw. Eng. 17(3), 259–273 (1991)CrossRefMathSciNet
10.
Bloch, J.: Effective Java, 2nd edn. Addison-Wesley, Boston (2008)
11.
Brekling, A., Hansen, M.R., Madsen, J.: Models and formal verification of multiprocessor system-on-chips. J. Logic Algebr. Progr. 77(1–2), 1–19 (2008)
12.
Brekling, A., Hansen, M.R., Madsen, J.: Moves: a framework for modelling and verifying embedded systems. In: Microelectronics (ICM), 2009 International Conference (2009)
13.
Cassez, F., Larsen, K.G.: The impressive power of stopwatches. In: Proceedings of the 11th International Conference on Concurrency Theory, CONCUR ’00. Springer (2000)
14.
Cassidy, A.S., Paul, J.M., Thomas, D.E.: Layered, multi-threaded, high-level performance design. In: Design, Automation and Test in Europe Conference and Exhibition (2003)
15.
David, A., Illum, J., Larsen, K.G., Skou, A.: Model-based framework for schedulability analysis using Uppaal 4.1. In: Model-Based Design for Embedded Systems (2009)
16.
David, A., Larsen, K.G., Legay, A., Mikučionis, M.: Schedulability of Herschel–Planck revisited using statistical model checking. In: Leveraging Applications of Formal Methods, Verification and Validation. Applications and Case Studies, volume 7610 of Lecture Notes in Computer Science. Springer, Berlin, Heidelberg (2012)
17.
David, A., et al.: Statistical model checking for networks of priced timed automata. In: Proceedings of the 9th international conference on formal modeling and analysis of timed systems, FORMATS’11. Springer, Berlin, Heidelberg (2011)
18.
Ebert, C., Jones, C.: Embedded software: facts, figures, and future. Computer 42(4), 42–52 (2009)CrossRef
19.
Gamma, E., Helm, R., Johnson, R., Vlissides, J.: Design Patterns: Elements of Reusable Object-Oriented Software, 1st edn. Addison-Wesley Professional, Boston (1994)
20.
Gerstlauer, A., Chakravarty, S., Kathuria, M., Razaghi, P.: Abstract system-level models for early performance and power exploration. In: 17th Asia and South Pacific Design Automation Conference (ASP-DAC). IEEE (2012)
21.
Gerstlauer, A., Yu, Haobo, Gajski, D.D.: Rtos modeling for system level design. In: Design, Automation and Test in Europe Conference and Exhibition (2003)
22.
Goetz, B., et al.: Java Concurrency in Practice, 1st edn. Addison-Wesley, Boston (2006)
23.
Grassi, V., Mirandola, R., Sabetta, A.: From design to analysis models: a kernel language for performance and reliability analysis of component-based systems. In: Proceedings of the 5th International Workshop on Software and Performance (WOSP ’05), New York, NY, USA. ACM (2005)
24.
Hendriks, M., Geilen, M., Basten, T.: Pareto analysis with uncertainty. In: Proceedings of the 2011 IFIP 9th International Conference on Embedded and Ubiquitous Computing, EUC ’11. IEEE Computer Society (2011)
25.
Hendriks, M., Vaandrager, F.W.: Reconstructing critical paths from execution traces. In: IEEE 15th International Conference on Computational Science and Engineering (CSE). IEEE Computer Society (2012)
26.
27.
Igna, G.: Performance analysis of real-time task systems using timed automata. Ph.D. thesis, Radboud University Nijmegen (2013)
28.
Jensen, K., Kristensen, L.M., Wells, L.: Coloured petri nets and cpn tools for modelling and validation of concurrent systems. STTT 9(3–4), 213–254 (2007)
29.
Kienhuis, B., Deprettere, E., Vissers, K., van der Wolf, P.: An approach for quantitative analysis of application-specific dataflow architectures. In: Proceedings of the IEEE International Conference on Application-Specific Systems, Architectures and Processors, ASAP ’97. IEEE Computer Society (1997)
30.
Lapalme, J., et al.: Y-chart based system design: a discussion on approaches. In: Nouvelles approches pour la conception d’outils CAO pour le domaine des systems embarqués (2009)
31.
Le Moigne, R., Pasquier, O., Calvez, J. P.: A generic rtos model for real-time systems simulation with SystemC. In: Design, Automation and Test in Europe, vol. 3 (2004)
32.
Madsen, J., Virk, K., Gonzales, M.: Abstract rtos modeling for multiprocessor system-on-chip. In: System-on-Chip, 2003. Proceedings. International Symposium (2003)
33.
Mahadevan, S., Virk, K., Madsen, J.: A SystemC-based framework for multiprocessor systems-on-chip modelling. Des. Autom. Embed. Syst. 11(4), 285–311 (2007)CrossRef
34.
Martens, A., Koziolek, H., Becker, S., Reussner, R.: Automatically improve software architecture models for performance, reliability, and cost using evolutionary algorithms. In: Proceedings of the First Joint WOSP/SIPEW International Conference on Performance Engineering, WOSP/SIPEW 2010. ACM (2010)
35.
36.
Panerati, J., Beltrame, G.: A comparative evaluation of multi-objective exploration algorithms for high-level design. ACM Trans. Des. Autom. Electron. Syst. 19(2), 1–22 (2014)
37.
Paul, J.M., Thomas, D.E., Cassidy, A.S.: High-level modeling and simulation of single-chip programmable heterogeneous multiprocessors. ACM Trans. Des. Autom. Electron. Syst. 10(3), 431–461 (2005)CrossRef
38.
Paul, J.M., et al.: Schedulers as model-based design elements in programmable heterogeneous multiprocessors. In: Design Automation Conference, 2003. Proceedings (2003)
39.
Pimentel, A.D., Erbas, C., Polstra, S.: A systematic approach to exploring embedded system architectures at multiple abstraction levels. Comput. IEEE Trans. 55(2), 99–112 (2006)CrossRef
40.
Smith, C.U.: Introduction to software performance engineering: origins and outstanding problems. In: Formal Methods for Performance Evaluation, volume 4486 of Lecture Notes in Computer Science. Springer, Berlin, Heidelberg (2007)
41.
42.
43.
44.
45.
Theelen, B.D.: Performance modelling for system-level design. Ph.D. thesis, Eindhoven University of Technology (2004)
46.
Trcka, N., Voorhoeve, M., Basten, T.: Parameterized timed partial orders with resources: formal definition and semantics. Technical Report ESR-2010-01, Eindhoven University of Technology, Department of Electrical Engineering, Eindhoven, The Netherlands (2010)
47.
Trcka, N. et al.: Integrated model-driven design-space exploration for embedded systems. In: International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation. IEEE Computer Society (2011)
48.
van der Putten, P.H.A., Voeten, J.P.M.: Specification of reactive hardware/software systems. Ph.D. thesis, Eindhoven University of Technology (1997)
49.
Zitzler, E., Laumanns, M., Thiele, L.: SPEA2: improving the strength Pareto evolutionary algorithm for multiobjective optimization. In: Evolutionary Methods for Design, Optimisation and Control with Application to Industrial Problems (EUROGEN 2001). International Center for Numerical Methods in Engineering (CIMNE) (2002)
Metadaten
Titel
A blueprint for system-level performance modeling of software-intensive embedded systems
verfasst von
Martijn Hendriks
Twan Basten
Jacques Verriet
Marco Brassé
Lou Somers
Publikationsdatum
01.02.2016
Verlag
Springer Berlin Heidelberg
Erschienen in
International Journal on Software Tools for Technology Transfer / Ausgabe 1/2016
Print ISSN: 1433-2779
Elektronische ISSN: 1433-2787
DOI
https://doi.org/10.1007/s10009-014-0340-3

Weitere Artikel der Ausgabe 1/2016

International Journal on Software Tools for Technology Transfer 1/2016 Zur Ausgabe

Regular Paper

Graphillion: software library for very large sets of labeled graphs

Regular Paper

Evaluating the effect of a lightweight formal technique in industry

Regular Paper

Downward pattern refinement for timed automata

Regular Paper

Model-driven generation of runtime checks for system properties

Regular Paper

Abstraction and refinement of mathematical functions toward SMT-based test-case generation

Regular Paper

How to model and prove hybrid systems with KeYmaera: a tutorial on safety

Premium Partner

    Bildnachweise