Anzeige
Erschienen in:
2012 | OriginalPaper | Buchkapitel
A Low Latency Variance NoC Router
verfasst von : Ke Yan, Huazhong Yang, Hui Wang
Erschienen in: Embedded and Multimedia Computing Technology and Service
Verlag: Springer Netherlands
Aktivieren Sie unsere intelligente Suche, um passende Fachinhalte oder Patente zu finden.
Wählen Sie Textabschnitte aus um mit Künstlicher Intelligenz passenden Patente zu finden. powered by
Markieren Sie Textabschnitte, um KI-gestützt weitere passende Inhalte zu finden. powered by
Network on chip has emerged as a promising way to replace traditional shared buses for better scalability and design reusability. The dominant problem posed by this packet-switched fabric is the potentially-high latency and communication uncertainty. Various router architectures have been developed to reduce the average network delay. However few attentions are paid to the communication uncertainty yet more critical to overall system performance. This paper points out the inefficiency of ignoring packet latency variance just by reducing the average latency. A priority based technique is proposed in this paper to reduce the latency variance by an age-based and deadline-based arbiter that can dynamically adjust packets’ priority at run-time without prior knowledge of the application type. The latency variance can be reduced by 14% ~ 35% with the proposed arbiter and adaptive routing in a middle injection rate while maintains the average latency to the same level.