Skip to main content

2020 | OriginalPaper | Buchkapitel

Acceleration of Spatial Correlation Based Hardware Trojan Detection Using Shared Grids Ratio

verfasst von : Fatma Nur Esirci, Alp Arslan Bayrakci

Erschienen in: Mathematical Aspects of Computer and Information Sciences

Verlag: Springer International Publishing

Aktivieren Sie unsere intelligente Suche, um passende Fachinhalte oder Patente zu finden.

search-config
loading …

Abstract

Due to mostly economic reasons almost all countries including the developed ones have to handle integrated circuit designs to a foreign fab for manufacturing, which raises the security issues like intentional malicious circuit (hardware Trojan) insertion by an adversary. A previously proposed method to address these security issues detects hardware Trojan using the spatial correlations in accordance with delay based side channel analysis. However, it is never applied to full circuits and it requires too many path delay computations to select correlated path pairs. In this paper, we first apply the method and present the results for full circuits and then, the method is accelerated by proposing a novel path selection criterion which avoids the computation of path delays. In terms of detection success, the resultant method performs similar to the previous one, but in a much faster fashion.

Sie haben noch keine Lizenz? Dann Informieren Sie sich jetzt über unsere Produkte:

Springer Professional "Wirtschaft+Technik"

Online-Abonnement

Mit Springer Professional "Wirtschaft+Technik" erhalten Sie Zugriff auf:

  • über 102.000 Bücher
  • über 537 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Finance + Banking
  • Management + Führung
  • Marketing + Vertrieb
  • Maschinenbau + Werkstoffe
  • Versicherung + Risiko

Jetzt Wissensvorsprung sichern!

Springer Professional "Technik"

Online-Abonnement

Mit Springer Professional "Technik" erhalten Sie Zugriff auf:

  • über 67.000 Bücher
  • über 390 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Maschinenbau + Werkstoffe




 

Jetzt Wissensvorsprung sichern!

Springer Professional "Wirtschaft"

Online-Abonnement

Mit Springer Professional "Wirtschaft" erhalten Sie Zugriff auf:

  • über 67.000 Bücher
  • über 340 Zeitschriften

aus folgenden Fachgebieten:

  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Finance + Banking
  • Management + Führung
  • Marketing + Vertrieb
  • Versicherung + Risiko




Jetzt Wissensvorsprung sichern!

Literatur
1.
Zurück zum Zitat Adee, S.: The hunt for the kill switch. IEEE Spectr. 45(5), 34–39 (2008)CrossRef Adee, S.: The hunt for the kill switch. IEEE Spectr. 45(5), 34–39 (2008)CrossRef
2.
Zurück zum Zitat Agarwal, A., Blaauw, D., Zolotov, V.: Statistical timing analysis for intra-die process variations with spatial correlations. In: Proceedings of the 2003 IEEE/ACM International Conference on Computer-Aided Design, p. 900. IEEE Computer Society (2003) Agarwal, A., Blaauw, D., Zolotov, V.: Statistical timing analysis for intra-die process variations with spatial correlations. In: Proceedings of the 2003 IEEE/ACM International Conference on Computer-Aided Design, p. 900. IEEE Computer Society (2003)
3.
Zurück zum Zitat Banga, M., Hsiao, M.S.: A region based approach for the identification of hardware trojans. In: 2008 IEEE International Workshop on Hardware-Oriented Security and Trust, pp. 40–47. IEEE (2008) Banga, M., Hsiao, M.S.: A region based approach for the identification of hardware trojans. In: 2008 IEEE International Workshop on Hardware-Oriented Security and Trust, pp. 40–47. IEEE (2008)
4.
Zurück zum Zitat Bayrakci, A.A.: Stochastic logical effort as a variation aware delay model to estimate timing yield. Integr. VLSI J. 48, 101–108 (2015)CrossRef Bayrakci, A.A.: Stochastic logical effort as a variation aware delay model to estimate timing yield. Integr. VLSI J. 48, 101–108 (2015)CrossRef
5.
Zurück zum Zitat Bhasin, S., Danger, J.L., Guilley, S., Ngo, X.T., Sauvage, L.: Hardware trojan horses in cryptographic IP cores. In: 2013 Workshop on Fault Diagnosis and Tolerance in Cryptography, pp. 15–29. IEEE (2013) Bhasin, S., Danger, J.L., Guilley, S., Ngo, X.T., Sauvage, L.: Hardware trojan horses in cryptographic IP cores. In: 2013 Workshop on Fault Diagnosis and Tolerance in Cryptography, pp. 15–29. IEEE (2013)
6.
Zurück zum Zitat Brglez, F.: A neural netlist of 10 combinational benchmark circuits. In: Proceedings of the IEEE ISCAS: Special Session on ATPG and Fault Simulation, pp. 151–158 (1985) Brglez, F.: A neural netlist of 10 combinational benchmark circuits. In: Proceedings of the IEEE ISCAS: Special Session on ATPG and Fault Simulation, pp. 151–158 (1985)
8.
Zurück zum Zitat Esirci, F.N., Bayrakci, A.A.: Hardware trojan detection based on correlated path delays in defiance of variations with spatial correlations. In: Proceedings of the Conference on Design, Automation & Test in Europe, pp. 163–168. European Design and Automation Association (2017) Esirci, F.N., Bayrakci, A.A.: Hardware trojan detection based on correlated path delays in defiance of variations with spatial correlations. In: Proceedings of the Conference on Design, Automation & Test in Europe, pp. 163–168. European Design and Automation Association (2017)
11.
Zurück zum Zitat Narasimhan, S., et al.: Hardware trojan detection by multiple-parameter side-channel analysis. IEEE Trans. Comput. 62(11), 2183–2195 (2012)MathSciNetCrossRef Narasimhan, S., et al.: Hardware trojan detection by multiple-parameter side-channel analysis. IEEE Trans. Comput. 62(11), 2183–2195 (2012)MathSciNetCrossRef
12.
Zurück zum Zitat Nowroz, A.N., Hu, K., Koushanfar, F., Reda, S.: Novel techniques for high-sensitivity hardware trojan detection using thermal and power maps. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 33(12), 1792–1805 (2014)CrossRef Nowroz, A.N., Hu, K., Koushanfar, F., Reda, S.: Novel techniques for high-sensitivity hardware trojan detection using thermal and power maps. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 33(12), 1792–1805 (2014)CrossRef
13.
Zurück zum Zitat Rai, D., Lach, J.: Performance of delay-based trojan detection techniques under parameter variations. In: 2009 IEEE International Workshop on Hardware-Oriented Security and Trust, pp. 58–65. IEEE (2009) Rai, D., Lach, J.: Performance of delay-based trojan detection techniques under parameter variations. In: 2009 IEEE International Workshop on Hardware-Oriented Security and Trust, pp. 58–65. IEEE (2009)
14.
Zurück zum Zitat Tehranipoor, M., Koushanfar, F.: A survey of hardware trojan taxonomy and detection. IEEE Des. Test Comput. 27(1), 10–25 (2010)CrossRef Tehranipoor, M., Koushanfar, F.: A survey of hardware trojan taxonomy and detection. IEEE Des. Test Comput. 27(1), 10–25 (2010)CrossRef
16.
Zurück zum Zitat Yoshimizu, N.: Hardware trojan detection by symmetry breaking in path delays. In: 2014 IEEE International Symposium on Hardware-Oriented Security and Trust (HOST), pp. 107–111. IEEE (2014) Yoshimizu, N.: Hardware trojan detection by symmetry breaking in path delays. In: 2014 IEEE International Symposium on Hardware-Oriented Security and Trust (HOST), pp. 107–111. IEEE (2014)
Metadaten
Titel
Acceleration of Spatial Correlation Based Hardware Trojan Detection Using Shared Grids Ratio
verfasst von
Fatma Nur Esirci
Alp Arslan Bayrakci
Copyright-Jahr
2020
DOI
https://doi.org/10.1007/978-3-030-43120-4_15