Skip to main content
Fachgebiete
Automobil + Motoren Bauwesen + Immobilien Business IT + Informatik Elektrotechnik + Elektronik Energie + Nachhaltigkeit Finance + Banking Management + Führung Marketing + Vertrieb Maschinenbau + Werkstoffe Versicherung + Risiko
DE
EN
Bücher
Zeitschriften
Themenseiten
Organisationspsychologie Projektmanagement Marketing Smart Manufacturing
Weitere Formate
Podcasts Webinare Technik Webinare Wirtschaft Kongresse Veranstaltungskalender Awards
Jetzt Einzelzugang starten
Zugang für Unternehmen
Referenzkunden
SLX-Digitalkonferenz: Zukunftswerkstatt 2024

Mehr Umsatz mit Top-Kontakten

Am 7. Mai erfahren Sie, wie Vertriebsteams Leadgenerierung, Leadnurturing und Leadstrategien effizient steuern können.
Erweiterte Suche
Anmelden
nach oben
Erschienen in:
Low-Power, High-Speed and High-Effective Resolution Pipeline Analog-to-Digital Converters in Deep Nanoscale CMOS Kapitel lesen Erstes Kapitel lesen

2015 | OriginalPaper | Buchkapitel

Continuous Time Analog Filters Design in Nanometerscale CMOS Technologies

verfasst von : Marcello De Matteis, Andrea Baschirotto

Erschienen in: High-Performance AD and DA Converters, IC Design in Scaled Technologies, and Time-Domain Signal Processing

Verlag: Springer International Publishing

Einloggen

Aktivieren Sie unsere intelligente Suche, um passende Fachinhalte oder Patente zu finden.

search-config
loading …

Abstract

Analog filters are widely used in several kinds of integrated mixed-signal systems, since they are intrinsically needed for in-band signal selection, out-of-band noise rejection and anti-aliasing for the A-to-D (D-to-A) conversion. CMOS technological scaling down has already entered in nm-range scenario, leading to severe degradation of some of the most important MOS device performance for analog design. Among them, lower VDD/VTH ratio (supply voltage and threshold voltage, respectively), higher power consumption, and transistor intrinsic gain decreasing. On the other side the increasing MOS transistor transconductance (gm) and transition frequency (fT) enables tens of GHz applications, which take advantage of cheaper and smart CMOS processes. Specific continuous-time analog filters will be presented in this chapter, with the aim to introduce novel circuital topologies or optimizations and techniques suitable to mitigate the severe issues present in sub-90 nm CMOS technological nodes, and at the same time to exploit the opportunity of higher technological scaling-down.

Sie haben noch keine Lizenz? Dann Informieren Sie sich jetzt über unsere Produkte:

Springer Professional "Wirtschaft+Technik"

Online-Abonnement

Mit Springer Professional "Wirtschaft+Technik" erhalten Sie Zugriff auf:

  • über 102.000 Bücher
  • über 537 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Finance + Banking
  • Management + Führung
  • Marketing + Vertrieb
  • Maschinenbau + Werkstoffe
  • Versicherung + Risiko

Jetzt Wissensvorsprung sichern!

Jetzt informieren

Springer Professional "Technik"

Online-Abonnement

Mit Springer Professional "Technik" erhalten Sie Zugriff auf:

  • über 67.000 Bücher
  • über 390 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Maschinenbau + Werkstoffe




 

Jetzt Wissensvorsprung sichern!

Jetzt informieren
Vorheriges Kapitel Mixed-Signal IP Design Challenges in 20 nm, FinFET and Beyond
Nächstes Kapitel Silicon Innovation Exploiting Moore Scaling and “More than Moore” Technology
Literatur
1.
Sansen, W. “Analog design challenges in nanometer CMOS technologies”. Solid-State Circuits Conference, 2007. ASSCC ‘07. IEEE Asian. Publication Year: 2007, Page(s): 5–9.
2.
Nauta, B.; Annema, A.-J. “Analog/RF circuit design techniques for nanometer scale IC technologies”. Solid-State Device Research Conference, 2005. ESSDERC 2005. Proceedings of 35th European. Publication Year: 2005, Page(s): 45–53.
3.
Dautriche, P. “Analog design trends and challenges in 28 and 20 nm CMOS technology”. ESSCIRC (ESSCIRC), 2011 Proceedings of the. Publication Year: 2011. Page(s): 1–4.
4.
Borremans, J.; Raczkowski, K.; Wambacq, P. “A digitally controlled compact 57-to-66 GHz front-end in 45 nm digital CMOS”. Solid-State Circuits Conference - Digest of Technical Papers, 2009. ISSCC 2009. IEEE International. Publication Year: 2009, Page(s): 492–493.
5.
Niknejad, A. M. and Hashemi, H. (2008). “mm-Wave Silicon Technology 60 GHz and Beyond”. Springer, ISBN 978-0-387-76558-7, USA. Pages(s): 1–302.
6.
De Matteis, M.; Cocciolo, G.; De Blasi, M.; Baschirotto, A. “A 1.3mW CMOS 65 nm 4th order 52 dB-DR continuous-time analog filter for DVB-T receivers”. Electronics, Circuits and Systems (ICECS), 2011 18th IEEE International Conference on. Publication Year: 2011. Page(s): 21–24.
7.
De Matteis, M.; D’Amico, S.; Baschirotto, A. “A 0.55 V 60 dB-DR Fourth-Order Analog Baseband Filter”. Solid-State Circuits, IEEE Journal of. Volume 44, Issue: 9. Publication Year: 2009. Page(s): 2525–2534.
8.
S. D’Amico, M.Conta, A. Baschirotto “A 4.1-mW 10-MHz Fourth-Order Source-Follower-Based Continuous-Time Filter With 79-dB DR” IEEE Journal of Solid-State Circuits. Volume 41, no. 12, December 2006, pages 2713–2719.
9.
S. D’Amico, M. De Matteis, A. Baschirotto “A 6th-Order 100μA 280MHz Source-Follower-Based Single-loop Continuous-Time Filter” International Solid-State Circuits Conference 2008. Digest of Technical Papers. Page(s): 72–73.
10.
De Matteis, M.; D’Amico, S.; Cocciolo, G.; De Blasi, M.; Baschirotto, A. “A 54dB-DR 1-GHz-bandwidth continuous-time low-pass filter with in-band noise reduction”. Circuits and Systems (ISCAS), 2013 IEEE International Symposium on . Publication Year: 2013. Page(s): 1280–1283.
11.
De Matteis, M.; Pezzotta, A.; Baschirotto, A. “4th-Order 84dB-DR CMOS-90nm low-pass filter for WLAN receivers”. Circuits and Systems (ISCAS), 2011 IEEE International Symposium on. Publication Year: 2011. Page(s): 1644–1647.
12.
Willingham, S.D., Martin, K.W., and Ganesan, A.: ‘A BiCMOS low-distortion 8-MHz low-pass filter’, IEEE J. Solid-State Circuits, 1993. Volume 28, no. 12. Page(s): 1234–1245.
13.
Antoine, P.; Bauser, P.; Beaulaton, H.; Buchholz, M.; Carey, D.; Cassagnes, T.; Chan, T.K.; Colomines, S.; Hurley, F.; Jobling, D.; Kearney, N.; Murphy, A.; Rock, J.; Salle, D.; Tu, C.-T. “A Direct-Conversion Receiver for DVB-H”. Journal of Solid-State Circuits, IEEE. Volume 40. Issue 12. Dec. 2005, pp.: 2536–2546.
14.
Liang Zou; Kefeng Han; Youchun Liao; Hao Min; Zhangwen Tang. “A 12th order active-RC filter with automatic frequency tuning for DVB Tuner applications”. Solid-State Circuits Conference, 2008. A-SSCC ‘08. IEEE Asian. Publication Year: 2008, Page(s): 281–284.
15.
S. Karthikeyan et al., “Low-voltage analog circuit design based on biased inverting opamp configuration.” IEEE Trans. Circuits and Systems II. Volume. 47, no. 3. 2000. Page(s): 176–184.
16.
S. D’Amico, V. Giannini, A. Baschirotto, “A 4th-order active Gm-RC reconfigurable (UMTS/WLAN) filter”. Solid-State Circuits, IEEE Journal of Volume 41, Issue 7, July 2006 Page(s): 1630–1637.
17.
Wambacq, P.; Giannini, V.; Scheir, K.; Van Thillo, W.; Rolain, Y. “A fifth-order 880MHz/1.76GHz active low pass filter for 60GHz communications in 40 nm digital CMOS”. ESSCIRC, 2010 Proceedings of the. Publication Year: 2010. Page(s): 350–353.
18.
Baschirotto, et al. “Advances on analog filters for telecommunications”. Advanced Signal Processing, Circuits, and System Design Techniques for Communications. 2006 IEEE International Symposium on Circuits and Systems, art. no. 4016440, pp. 131–138.
19.
De Matteis, M.; D’Amico, S.; Cocciolo, G.; De Blasi, M.; Baschirotto, A. “A 54 dB-DR 1-GHz-bandwidth continuous-time low-pass filter with in-band noise reduction. Circuits and Systems (ISCAS), 2013 IEEE International Symposium on. Publication Year: 2013, Page(s): 1280–1283.
20.
S. D’Amico, M. De Blasi, M. De Matteis, A. Baschirotto “A 255 MHz Programmable Gain Amplifier and Low-Pass Filter for Ultra Low Power Impulse-Radio UWB Receivers” Transactions on Circuits and Systems –I: Regular Paper, vol. 59, no.2, February 2012, pages 337–345.
21.
Chia-Hsin Wu, Chang-Shun Liu, and Shen-Iuan Liu “A 2 GHz CMOS Variable-Gain Amplifier with 50dB Linear-in-Magnitude Controlled Gain Range for 10GBase-LX4 Ethernet” Proc. of ISSCC 2004.
22.
H. D. Lee, K. A. Lee, S. Hong“A Wideband CMOS Variable Gain Amplifier With an Exponential Gain Control” IEEE Transactions on Microwave Theory and Techniques, vol. 55, no. 6, June 2007, pages 1363–1373.
23.
E. O’hAnnaidh, E. Rouat, S. Verhaeren, S. Le Tual, C. Garnier“A 3.2 GHz-Sample-Rate 800 MHz Bandwidth Highly Reconfigurable Analog FIR Filter in 45 nm CMOS” Proc. of ISSCC 2010.
24.
T. Laxminidhi, V.Prasadu, S.Pavan “Widely Programmable High-Frequency Active RCFilters in CMOS Technology”IEEE Transactions on Circuits and Systems-I: regular papers, vol. 56, no. 2, February 2009 pages 327–335.
25.
S. Pavan, T. Laxminidhi “A 70-500 MHz Programmable CMOS Filter Compensated for MOS Nonquasistatic Effects” Proc. of ESSCIRC 2006.
26.
J. Harrison, N. Weste “A 500 MHz CMOS Anti-Alias Filter using Feed-Forward Op-amps with Local Common-Mode Feedback” Proc. of ISSCC 2003.
27.
Tien-Yu Lo, Chung-Chih Hung “A 1 GHz OTA-Based Low-Pass Filter with A High-Speed Automatic Tuning Scheme”Proc. of ASSCC 2007.
28.
H. Amir-Aslanzadeh, E. J. Pankratz, E. Sánchez-Sinencio “A 1-V +31 dBm IIP3, Reconfigurable, Continuously Tunable, Power-Adjustable Active-RC LPF” IEEE Journal of Solid-State Circuits vol. 44, no. 2, February 2009, pages 495–508.
29.
Y. Aiba, K. Tomioka, Y. Nakashima, K. Hamashita, B.-S. Song, “A Fifth-Order Gm–C Continuous-Time Σ-Δ Modulator With Process-Insensitive Input Linear Range” IEEE Journal of Solid-State Circuits vol. 44, no. 9, September 2009, pages 2381–2391.
30.
M. Mobarak, M. Onabajo, J. Silva-Martinez, E. Sánchez-Sinencio “Attenuation-Predistortion Linearization of CMOS OTAs With Digital Correction of Process Variations in OTA-C Filter Applications” IEEE Journal of Solid-State Circuits vol. 45, no. 2, February 2010, pages 351–367.
31.
H.-Y. Shih, C.-N. Kuo, W.-H. Chen, T.-Y. Yang, K.-C.Juang “A 250MHz 14dB-NF 73dB-Gain 82 dB-DR Analog Baseband Chain With Digital-Assisted DC-Offset Calibration for Ultra-Wideband” IEEE Journal of Solid-State Circuits, vol. 45, no. 2, February 2010.
32.
Le Ye, Huailing Liao, Congyin Shi, Junhua Liu, and Ru Huang “A 2.3 mA 240-to-500 MHz 6th-order Active-RC Low- Pass Filter for Ultra-Wideband Transceiver”, Proc. of ASSCC 2010.
33.
B. Drost, M. Talegaonkar, P. K. Hanumolu “Analog Filter Design Using Ring Oscillator Integrators” IEEE Journal of Solid-State Circuits, vol. 47, no. 12, December 2012, pages 3120–3129.
34.
L. Ye, C. Shi, H. Liao, R. Huang, Y. Wang “Highly Power-Efficient Active-RC Filters With Wide Bandwidth-Range Using Low-Gain Push-Pull Opamps” IEEE Transactions on Circuits and Systems—I: regular papers, vol. 60, no. 1, January 2013 pages 95–107.
35.
M. S. Oskooei, N. Masoumi, M. Kamarei, H. Sjöland “A CMOS 4.35-mW +22-dBm IIP3 Continuously Tunable Channel Select Filter for WLAN/WiMAX Receivers” IEEE Journal of Solid-State Circuits, vol. 46, no. 6, June 2011, pages 1382–1391.
36.
S. Chatterjee, Y. Tsividis and P. Kinget. “A 0.5 V filter with PLL-based tuning in 0.18 μm CMOS,” ISSCC Dig. Tech. Papers, pp. 506–507, Feb. 2005.
37.
B. Drost, M. Talegaonkar, P. K. Hanumolu. “A 0.55 V 61 dB-SNR 67 dB-SFDR 7 MHz 4th-Order Butterworth Filter Using Ring-Oscillator-Based Integrators in 90 nm CMOS” ISSCC Dig. Tech. Papers, pp. 360–361, Feb. 2012.
Metadaten
Titel
Continuous Time Analog Filters Design in Nanometerscale CMOS Technologies
verfasst von
Marcello De Matteis
Andrea Baschirotto
Copyright-Jahr
2015
Buch
High-Performance AD and DA Converters, IC Design in Scaled Technologies, and Time-Domain Signal Processing

Print ISBN: 978-3-319-07937-0

Electronic ISBN: 978-3-319-07938-7

Copyright-Jahr: 2015

DOI
https://doi.org/10.1007/978-3-319-07938-7_8

Neuer Inhalt

    Bildnachweise