2012 | OriginalPaper | Buchkapitel
Cyfield-RISP: Generating Dynamic Instruction Set Processors for Reconfigurable Hardware Using OpenCL
verfasst von : Jörn Hoffmann, Frank Güttler, Karim El-Laithy, Martin Bogdan
Erschienen in: Artificial Neural Networks and Machine Learning – ICANN 2012
Verlag: Springer Berlin Heidelberg
Aktivieren Sie unsere intelligente Suche, um passende Fachinhalte oder Patente zu finden.
Wählen Sie Textabschnitte aus um mit Künstlicher Intelligenz passenden Patente zu finden. powered by
Markieren Sie Textabschnitte, um KI-gestützt weitere passende Inhalte zu finden. powered by
In this work a novel approach to automatically generate hardware is introduced that allows accelerated simulation of artificial neural networks (ANN) on field-programming gate arrays (FPGAs). A compiler architecture has been designed that primarily aims at reducing the development effort for non-hardware developers. This is done by implementing automatic generation of accordingly adjusted hardware processors. Deduced from high-level OpenCL source code, the processors are able to spatially map ANNs in a massive parallel fashion.