Skip to main content
Erschienen in: The Journal of Supercomputing 1/2014

01.07.2014

Design of 4-disjoint gamma interconnection network layouts and reliability analysis of gamma interconnection Networks

verfasst von: S. Rajkumar, Neeraj Kumar Goyal

Erschienen in: The Journal of Supercomputing | Ausgabe 1/2014

Einloggen

Aktivieren Sie unsere intelligente Suche, um passende Fachinhalte oder Patente zu finden.

search-config
loading …

Abstract

Multistage interconnection networks (MINs) are widely used for reliable data communication in a tightly coupled large-scale multiprocessor system. High reliability of MINs can be achieved using fault tolerance techniques. The fault tolerance is generally achieved by disjoint paths available through multiple connectivity options. The gamma interconnection network (GIN) is a class of fault tolerant MINs providing alternate paths for source–destination node pairs. Various 2-disjoint and 3-disjoint GIN architectures have been presented in the literature. In this paper, two new designs of 4-disjoint paths multistage interconnection networks, called 4-disjoint gamma interconnection networks (4DGIN-1 and 4DGIN-2) are proposed. The proposed 4DGINs provide four disjoint paths for each source–destination pair and can tolerate three switches/link failures in intermediate interconnection layers. Proposed designs are highly reliable GIN with higher fault-tolerant capability than other gamma networks at low cost. Terminal pair reliabilities of proposed designs and various other 2-disjoint and 3-disjoint GINs are evaluated, analyzed and compared. Reliability values of proposed designs are found higher.

Sie haben noch keine Lizenz? Dann Informieren Sie sich jetzt über unsere Produkte:

Springer Professional "Wirtschaft"

Online-Abonnement

Mit Springer Professional "Wirtschaft" erhalten Sie Zugriff auf:

  • über 67.000 Bücher
  • über 340 Zeitschriften

aus folgenden Fachgebieten:

  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Finance + Banking
  • Management + Führung
  • Marketing + Vertrieb
  • Versicherung + Risiko




Jetzt Wissensvorsprung sichern!

Springer Professional "Technik"

Online-Abonnement

Mit Springer Professional "Technik" erhalten Sie Zugriff auf:

  • über 67.000 Bücher
  • über 390 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Maschinenbau + Werkstoffe




 

Jetzt Wissensvorsprung sichern!

Springer Professional "Wirtschaft+Technik"

Online-Abonnement

Mit Springer Professional "Wirtschaft+Technik" erhalten Sie Zugriff auf:

  • über 102.000 Bücher
  • über 537 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Finance + Banking
  • Management + Führung
  • Marketing + Vertrieb
  • Maschinenbau + Werkstoffe
  • Versicherung + Risiko

Jetzt Wissensvorsprung sichern!

Literatur
1.
Zurück zum Zitat Lawrie DH (1975) Access and alignment of data in an array processor. IEEE Trans Comput 24(12):1154–1155MathSciNet Lawrie DH (1975) Access and alignment of data in an array processor. IEEE Trans Comput 24(12):1154–1155MathSciNet
2.
Zurück zum Zitat Pease MC (1977) The indirect binary n-cube microprocessor array. IEEE Trans Comput 26(5):458–473CrossRefMATH Pease MC (1977) The indirect binary n-cube microprocessor array. IEEE Trans Comput 26(5):458–473CrossRefMATH
4.
Zurück zum Zitat Patel JH (1979) Processor-memory interconnection for multiprocessors. In: Proceedings of 6th Annual symposium on computer architecture, pp 168–177 Patel JH (1979) Processor-memory interconnection for multiprocessors. In: Proceedings of 6th Annual symposium on computer architecture, pp 168–177
5.
Zurück zum Zitat Goke LR, Lipovski GJ (1973) Banyan networks for partitioning multiprocessor systems. In: Proceedings of 6th Annual symposium on computer architecture, pp 21–28 Goke LR, Lipovski GJ (1973) Banyan networks for partitioning multiprocessor systems. In: Proceedings of 6th Annual symposium on computer architecture, pp 21–28
6.
Zurück zum Zitat Clos C (1953) A study of non-blocking switching networks. Bell Syst Tech J 32(2):406–424CrossRef Clos C (1953) A study of non-blocking switching networks. Bell Syst Tech J 32(2):406–424CrossRef
7.
Zurück zum Zitat Nassimi D, Sahni S (1981) A self-routing benes network and parallel permutation algorithms. IEEE Trans Comput 30(5):332–340CrossRefMATHMathSciNet Nassimi D, Sahni S (1981) A self-routing benes network and parallel permutation algorithms. IEEE Trans Comput 30(5):332–340CrossRefMATHMathSciNet
8.
Zurück zum Zitat Kumar VP, Reddy SM (1987) Augmented shuffle exchange multistage interconnection networks. IEEE Trans Comput 20(6):30–40 Kumar VP, Reddy SM (1987) Augmented shuffle exchange multistage interconnection networks. IEEE Trans Comput 20(6):30–40
9.
Zurück zum Zitat Sengupta J, Bansal PK, Gupta A (2000) Permutation and reliability measures of regular and Irregular MINs. In: Proceedings od IEEE TENCON, pp 531–536 Sengupta J, Bansal PK, Gupta A (2000) Permutation and reliability measures of regular and Irregular MINs. In: Proceedings od IEEE TENCON, pp 531–536
10.
Zurück zum Zitat Parker DS, Raghavendra CS (1984) The gamma network. IEEE Trans Comput 33(4):367–373CrossRefMATH Parker DS, Raghavendra CS (1984) The gamma network. IEEE Trans Comput 33(4):367–373CrossRefMATH
11.
Zurück zum Zitat Siegel HJ (1979) Interconnection networks for SIMD machines. IEEE Trans Comput 12(6):57–65 Siegel HJ (1979) Interconnection networks for SIMD machines. IEEE Trans Comput 12(6):57–65
12.
Zurück zum Zitat McMillen RJ, Siegel HJ (1982) Performance and fault tolerance improvements in the inverse augmented data manipulator network. 9th Symposium on Computer Architecture, pp 63–72 McMillen RJ, Siegel HJ (1982) Performance and fault tolerance improvements in the inverse augmented data manipulator network. 9th Symposium on Computer Architecture, pp 63–72
13.
Zurück zum Zitat Lee KY, Yoon H (1989) The PM22I interconnection network. IEEE Trans Comput 38(2):902–907CrossRef Lee KY, Yoon H (1989) The PM22I interconnection network. IEEE Trans Comput 38(2):902–907CrossRef
14.
Zurück zum Zitat Lee KY, Hegazy W (1988) The extra stage gamma network. IEEE Trans Comput 37(11):1445–1450CrossRefMATH Lee KY, Hegazy W (1988) The extra stage gamma network. IEEE Trans Comput 37(11):1445–1450CrossRefMATH
15.
Zurück zum Zitat Lee KY, Yoon H (1990) The B-network: a multistage interconnection network with backward links. IEEE Trans Comput 39(7):966–969CrossRef Lee KY, Yoon H (1990) The B-network: a multistage interconnection network with backward links. IEEE Trans Comput 39(7):966–969CrossRef
16.
Zurück zum Zitat Chung CP (1996) CGIN: a fault-tolerant modified gamma interconnection network. IEEE Trans Parallel Distrib Syst 7(12):1301–1306CrossRef Chung CP (1996) CGIN: a fault-tolerant modified gamma interconnection network. IEEE Trans Parallel Distrib Syst 7(12):1301–1306CrossRef
17.
Zurück zum Zitat Chen CW, Chung CP (2001) Fault-tolerant gamma interconnection networks without backtracking. J Syst Softw 58:23–31 Chen CW, Chung CP (2001) Fault-tolerant gamma interconnection networks without backtracking. J Syst Softw 58:23–31
18.
Zurück zum Zitat Chen CW, Lu NP, Chen TF, Chung CP (2000) Fault-tolerant gamma interconnection networks by chaining. IEEE Proc Comput Digital Tech 147(2):75–80CrossRef Chen CW, Lu NP, Chen TF, Chung CP (2000) Fault-tolerant gamma interconnection networks by chaining. IEEE Proc Comput Digital Tech 147(2):75–80CrossRef
19.
Zurück zum Zitat Seo SW, Feng TY (1995) The composite banyan network. IEEE Trans Parallel Distrib Syst 6(10):1043–1054CrossRef Seo SW, Feng TY (1995) The composite banyan network. IEEE Trans Parallel Distrib Syst 6(10):1043–1054CrossRef
20.
Zurück zum Zitat Venkatesan R, Mouftah HT (1992) alanced gamma network-A new candidate for broadband packet switch architectures. IEEE INFOCOM, Los Alamitos, pp 2482–2488 Venkatesan R, Mouftah HT (1992) alanced gamma network-A new candidate for broadband packet switch architectures. IEEE INFOCOM, Los Alamitos, pp 2482–2488
21.
Zurück zum Zitat Chuang PJ (1994) CGIN: a modified gamma interconnection network with multiple disjoint paths. In: Proceedings of International Conference of Parallel and Distributed Systems, pp 366–372 Chuang PJ (1994) CGIN: a modified gamma interconnection network with multiple disjoint paths. In: Proceedings of International Conference of Parallel and Distributed Systems, pp 366–372
22.
Zurück zum Zitat Chuang PJ (1998) Creating a highly reliable modified gamma interconnection network using a balance approach. IEEE Proc Comput Digital Tech 145(1):27–32CrossRef Chuang PJ (1998) Creating a highly reliable modified gamma interconnection network using a balance approach. IEEE Proc Comput Digital Tech 145(1):27–32CrossRef
23.
Zurück zum Zitat Borkar MA (2011) 3D-CGIN: 3 disjoint paths CGIN with alternate source. Proc Adv Comput Commun 193:25–36CrossRef Borkar MA (2011) 3D-CGIN: 3 disjoint paths CGIN with alternate source. Proc Adv Comput Commun 193:25–36CrossRef
24.
Zurück zum Zitat Chen CW, Lu NP, Chen TF, Chung CP (2003) 3-disjoint gamma interconnection networks. J Syst Softw 66:129–134CrossRef Chen CW, Lu NP, Chen TF, Chung CP (2003) 3-disjoint gamma interconnection networks. J Syst Softw 66:129–134CrossRef
25.
Zurück zum Zitat Chen CW, Chung CP (2005) Designing a disjoint paths interconnection network with fault tolerance and collision solving. J Supercomput 34:63–80CrossRef Chen CW, Chung CP (2005) Designing a disjoint paths interconnection network with fault tolerance and collision solving. J Supercomput 34:63–80CrossRef
26.
Zurück zum Zitat Bhandarkar SM, Arabnia HR (1995) The REFINE multiprocessor, theoretical properties and algorithms. Parallel Comput 21(11):1783–1805CrossRef Bhandarkar SM, Arabnia HR (1995) The REFINE multiprocessor, theoretical properties and algorithms. Parallel Comput 21(11):1783–1805CrossRef
27.
Zurück zum Zitat Arabnia HR, Smith JW (1993) A reconfigurable interconnection network for imaging operations and its implementation using a multi-stage switching box. In: Proceedings of 7th Annual International High Performance Computing Conference, pp 349–357 Arabnia HR, Smith JW (1993) A reconfigurable interconnection network for imaging operations and its implementation using a multi-stage switching box. In: Proceedings of 7th Annual International High Performance Computing Conference, pp 349–357
28.
Zurück zum Zitat Aggarwal RR (2012) Design and performance evaluation of a new irregular fault-tolerant multistage interconnection network. Int J Comput Sci Issues 9(2):108–113 Aggarwal RR (2012) Design and performance evaluation of a new irregular fault-tolerant multistage interconnection network. Int J Comput Sci Issues 9(2):108–113
29.
Zurück zum Zitat Patel JH (1981) Performance of processor-memory interconnections for multiprocessors. IEEE Trans Comput 30(10):771–780CrossRef Patel JH (1981) Performance of processor-memory interconnections for multiprocessors. IEEE Trans Comput 30(10):771–780CrossRef
30.
Zurück zum Zitat Gunawan I, Fard NS (2012) Terminal reliability assessment of gamma and extra-stage gamma networks. Int J Qual Reliab Manage 29(7):820–831CrossRef Gunawan I, Fard NS (2012) Terminal reliability assessment of gamma and extra-stage gamma networks. Int J Qual Reliab Manage 29(7):820–831CrossRef
31.
Zurück zum Zitat Chaturvedi SK, Misra KB (2002) An efficient multi-variable inversion algorithm for reliability evaluation of complex systems using path sets. Int J Reliab Qual Saf Eng 9(3):237–259CrossRef Chaturvedi SK, Misra KB (2002) An efficient multi-variable inversion algorithm for reliability evaluation of complex systems using path sets. Int J Reliab Qual Saf Eng 9(3):237–259CrossRef
Metadaten
Titel
Design of 4-disjoint gamma interconnection network layouts and reliability analysis of gamma interconnection Networks
verfasst von
S. Rajkumar
Neeraj Kumar Goyal
Publikationsdatum
01.07.2014
Verlag
Springer US
Erschienen in
The Journal of Supercomputing / Ausgabe 1/2014
Print ISSN: 0920-8542
Elektronische ISSN: 1573-0484
DOI
https://doi.org/10.1007/s11227-014-1175-0

Weitere Artikel der Ausgabe 1/2014

The Journal of Supercomputing 1/2014 Zur Ausgabe