Skip to main content

2024 | OriginalPaper | Buchkapitel

Design of Current Starved Voltage-Controlled Oscillator Using Gm/Id Methodology

verfasst von : S. Shashidhar, Jambunath S. Baligar, S. Chetan

Erschienen in: Advances in Computing and Information

Verlag: Springer Nature Singapore

Aktivieren Sie unsere intelligente Suche, um passende Fachinhalte oder Patente zu finden.

search-config
loading …

Abstract

The current starved voltage-controlled oscillator offers low power consumption, excellent integration capability and smaller area when compared to the other VCOs. A five-stage CSVCO for phase-locked loop (PLL) is designed using Gm/Id methodology. The tuning range is from 600 MHz to 1.3 GHz can be achieved by adjusting the control voltage of the VCO between 0.6 and 2 V. The supply voltage used is 1.8 V, and the circuit is designed using 180 nm CMOS technology. The circuit design and simulation of this work is carried out in Cadence Virtuoso EDA environment.

Sie haben noch keine Lizenz? Dann Informieren Sie sich jetzt über unsere Produkte:

Springer Professional "Wirtschaft+Technik"

Online-Abonnement

Mit Springer Professional "Wirtschaft+Technik" erhalten Sie Zugriff auf:

  • über 102.000 Bücher
  • über 537 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Finance + Banking
  • Management + Führung
  • Marketing + Vertrieb
  • Maschinenbau + Werkstoffe
  • Versicherung + Risiko

Jetzt Wissensvorsprung sichern!

Springer Professional "Technik"

Online-Abonnement

Mit Springer Professional "Technik" erhalten Sie Zugriff auf:

  • über 67.000 Bücher
  • über 390 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Maschinenbau + Werkstoffe




 

Jetzt Wissensvorsprung sichern!

Springer Professional "Wirtschaft"

Online-Abonnement

Mit Springer Professional "Wirtschaft" erhalten Sie Zugriff auf:

  • über 67.000 Bücher
  • über 340 Zeitschriften

aus folgenden Fachgebieten:

  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Finance + Banking
  • Management + Führung
  • Marketing + Vertrieb
  • Versicherung + Risiko




Jetzt Wissensvorsprung sichern!

Literatur
1.
Zurück zum Zitat Pinjare SL, Nithya G, Nagaraja VS, Sthuthi A (2018) A Gm/Id based methodology for designing common source amplifier. In: 2018 2nd international conference on micro-electronics and telecommunication engineering (ICMETE). Ghaziabad, India, pp 304–307. https://doi.org/10.1109/ICMETE.2018.00073 Pinjare SL, Nithya G, Nagaraja VS, Sthuthi A (2018) A Gm/Id based methodology for designing common source amplifier. In: 2018 2nd international conference on micro-electronics and telecommunication engineering (ICMETE). Ghaziabad, India, pp 304–307. https://​doi.​org/​10.​1109/​ICMETE.​2018.​00073
2.
Zurück zum Zitat Zainabkazemi SS, Buhari AM, Seyed Abbas MousaviMaleki (2015) Design of current starved ring oscillator for phase locked loop. Int J Electr Electron Data Commun 3(1), ISSN: 2320-2084 Zainabkazemi SS, Buhari AM, Seyed Abbas MousaviMaleki (2015) Design of current starved ring oscillator for phase locked loop. Int J Electr Electron Data Commun 3(1), ISSN: 2320-2084
3.
Zurück zum Zitat Patel VJ, Patel ML (2013) Low power wide frequency range current starved CMOS VCO in 180 nm, 130 nm and 90 nm CMOS technology. Int J Eng Res Develop 7(4) ISSN: 2278-067X, p-ISSN: 2278-800X, www.ijerd.com Patel VJ, Patel ML (2013) Low power wide frequency range current starved CMOS VCO in 180 nm, 130 nm and 90 nm CMOS technology. Int J Eng Res Develop 7(4) ISSN: 2278-067X, p-ISSN: 2278-800X, www.​ijerd.​com
4.
Zurück zum Zitat Muddi V, Shinde KD, Shivaprasad BK (2015) Design and implementation of 1 GHz Current Starved Voltage Controlled Oscillator (VCO) for PLL using 90nm CMOS technology. In: 2015 International Conference on Control, Instrumentation, Communication and Computational Technologies (ICCICCT), Kumaracoil, India, pp 335–339. https://doi.org/10.1109/ICCICCT.2015.7475300 Muddi V, Shinde KD, Shivaprasad BK (2015) Design and implementation of 1 GHz Current Starved Voltage Controlled Oscillator (VCO) for PLL using 90nm CMOS technology. In: 2015 International Conference on Control, Instrumentation, Communication and Computational Technologies (ICCICCT), Kumaracoil, India, pp 335–339. https://​doi.​org/​10.​1109/​ICCICCT.​2015.​7475300
5.
Zurück zum Zitat Silveira F, Flandre D, Jespers PGA (1996) A gm/ID based methodology for the design of CMOS analog circuits and its application to the synthesis of a silicon-on-insulator micropower OTA. IEEE J Solid-State Circ 31(9):1314–1319. https://doi.org/10.1109/4.535416 Silveira F, Flandre D, Jespers PGA (1996) A gm/ID based methodology for the design of CMOS analog circuits and its application to the synthesis of a silicon-on-insulator micropower OTA. IEEE J Solid-State Circ 31(9):1314–1319. https://​doi.​org/​10.​1109/​4.​535416
6.
Zurück zum Zitat Khode A, Gaikwad-Patil A, Dhengre S, Gaikwad-Patil A (2015) Current starved VCO verses source coupled VCO for PLL. IJISET—Int J Innov Sci Eng Technol 2(7) Khode A, Gaikwad-Patil A, Dhengre S, Gaikwad-Patil A (2015) Current starved VCO verses source coupled VCO for PLL. IJISET—Int J Innov Sci Eng Technol 2(7)
8.
Zurück zum Zitat Woo Y, Jang YM, Sung MY (2002) Phase-locked loop with dual phase frequency detectors for high frequency operation and fast acquisition. Microelectron J 33(3) Woo Y, Jang YM, Sung MY (2002) Phase-locked loop with dual phase frequency detectors for high frequency operation and fast acquisition. Microelectron J 33(3)
9.
Zurück zum Zitat Kang SM, Leblebici Y (2003) CMOS digital integrated circuits analysis and design, 3rd edn. McGraw Hill Publication Kang SM, Leblebici Y (2003) CMOS digital integrated circuits analysis and design, 3rd edn. McGraw Hill Publication
10.
Zurück zum Zitat Best RE (2003) Phase locked loops design, simulation and applications, 5th edn. McGraw-Hill Publication Best RE (2003) Phase locked loops design, simulation and applications, 5th edn. McGraw-Hill Publication
11.
Zurück zum Zitat Jacob Baker R, CMOS circuit design layout and simulation, 3rd edn Jacob Baker R, CMOS circuit design layout and simulation, 3rd edn
Metadaten
Titel
Design of Current Starved Voltage-Controlled Oscillator Using Gm/Id Methodology
verfasst von
S. Shashidhar
Jambunath S. Baligar
S. Chetan
Copyright-Jahr
2024
Verlag
Springer Nature Singapore
DOI
https://doi.org/10.1007/978-981-99-7622-5_4

Neuer Inhalt