Skip to main content
Erschienen in: The Journal of Supercomputing 11/2020

13.02.2020

Dynamic power-aware scheduling of real-time tasks for FPGA-based cyber physical systems against power draining hardware trojan attacks

verfasst von: Krishnendu Guha, Atanu Majumder, Debasri Saha, Amlan Chakrabarti

Erschienen in: The Journal of Supercomputing | Ausgabe 11/2020

Einloggen

Aktivieren Sie unsere intelligente Suche, um passende Fachinhalte oder Patente zu finden.

search-config
loading …

Abstract

The present era has witnessed deployment of reconfigurable hardware or field-programmable gate arrays (FPGAs) in diverse domains like automation and avionics, which are cyber physical in nature. Such cyber physical systems are associated with strict power budgets. Efficient real-time task-scheduling strategies exist that ensure execution of maximum number of tasks within the power budget. However, these do not consider hardware threats into account. Recent literature has exposed the existence of hardware trojan horses (HTHs). HTHs are malicious circuitry that remain dormant during testing and evade detection, but get activated at runtime to jeopardize operations. HTHs can be etched into the FPGA fabric by adversaries in the untrustworthy foundries, during fabrication of the FPGAs. Even vendors selling reconfigurable intellectual properties or bitstreams that configure the FPGA fabric for task operation may insert HTHs during writing the bitstream codes. HTHs may cause a variety of attacks which may affect the basic security primitives of the system like its integrity, confidentiality or availability. In this work, we explore how power draining ability of HTHs may reduce lifetime of the system. A self-aware approach is also proposed which detects the affected resources of the system and eradicates their use in future to facilitate system reliability. An offline–online scheduling strategy is proposed for periodic tasks which can ensure reliability of their operations till the expected lifetime of the system. Accommodating non-periodic tasks in the periodic task schedule based on available power is also focused. For experimentation, we consider tasks associated with EPFL benchmarks and demonstrate results based on the metric task success rate for periodic tasks and metric task rejection rate for non-periodic tasks.

Sie haben noch keine Lizenz? Dann Informieren Sie sich jetzt über unsere Produkte:

Springer Professional "Wirtschaft"

Online-Abonnement

Mit Springer Professional "Wirtschaft" erhalten Sie Zugriff auf:

  • über 67.000 Bücher
  • über 340 Zeitschriften

aus folgenden Fachgebieten:

  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Finance + Banking
  • Management + Führung
  • Marketing + Vertrieb
  • Versicherung + Risiko




Jetzt Wissensvorsprung sichern!

Springer Professional "Technik"

Online-Abonnement

Mit Springer Professional "Technik" erhalten Sie Zugriff auf:

  • über 67.000 Bücher
  • über 390 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Maschinenbau + Werkstoffe




 

Jetzt Wissensvorsprung sichern!

Springer Professional "Wirtschaft+Technik"

Online-Abonnement

Mit Springer Professional "Wirtschaft+Technik" erhalten Sie Zugriff auf:

  • über 102.000 Bücher
  • über 537 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Finance + Banking
  • Management + Führung
  • Marketing + Vertrieb
  • Maschinenbau + Werkstoffe
  • Versicherung + Risiko

Jetzt Wissensvorsprung sichern!

Literatur
1.
Zurück zum Zitat Hayashi T, Kojima A, Miyazaki T, Oda N (2014) Application of FPGA to nuclear power plant I&C systems. In: Progress of nuclear safety for symbiosis and sustainability, pp 41–47 Hayashi T, Kojima A, Miyazaki T, Oda N (2014) Application of FPGA to nuclear power plant I&C systems. In: Progress of nuclear safety for symbiosis and sustainability, pp 41–47
2.
Zurück zum Zitat Sedcole P, Blodget B, Becker T, Anderson J, Lysaght P (2006) Modular dynamic reconfiguration in Virtex FPGAs. IEE Proc Comput Digit Tech 153(3):157–164CrossRef Sedcole P, Blodget B, Becker T, Anderson J, Lysaght P (2006) Modular dynamic reconfiguration in Virtex FPGAs. IEE Proc Comput Digit Tech 153(3):157–164CrossRef
3.
Zurück zum Zitat Koc H, Madupu PP (2018) Optimizing energy consumption in cyber physical systems using multiple operating modes. In: IEEE 8th Annual Computing and Communication Workshop and Conference (CCWC), pp 520–525 Koc H, Madupu PP (2018) Optimizing energy consumption in cyber physical systems using multiple operating modes. In: IEEE 8th Annual Computing and Communication Workshop and Conference (CCWC), pp 520–525
4.
Zurück zum Zitat Sheikh SZ, Pasha MA (2019) Energy-efficient multicore scheduling for hard real-time systems: a survey. ACM Trans Embedded Comput Syst 17(6):1–26CrossRef Sheikh SZ, Pasha MA (2019) Energy-efficient multicore scheduling for hard real-time systems: a survey. ACM Trans Embedded Comput Syst 17(6):1–26CrossRef
5.
Zurück zum Zitat Bambagini M, Marinoni M, Aydin H, Buttazzo G (2016) Energy-aware scheduling for real-time systems: a survey. ACM Trans Embedded Comput Syst 15(1):1–34CrossRef Bambagini M, Marinoni M, Aydin H, Buttazzo G (2016) Energy-aware scheduling for real-time systems: a survey. ACM Trans Embedded Comput Syst 15(1):1–34CrossRef
6.
Zurück zum Zitat Tosun S (2012) Energy and reliability aware task scheduling onto heterogeneous MPSoC architectures. J Supercomput 62:265289CrossRef Tosun S (2012) Energy and reliability aware task scheduling onto heterogeneous MPSoC architectures. J Supercomput 62:265289CrossRef
7.
Zurück zum Zitat Moghaddas V, Fazeli M, Patooghy A (2016) Reliability-oriented scheduling for static-priority real-time tasks in standby-sparing systems. Microprocess Microsyst 45(Part A):208–215CrossRef Moghaddas V, Fazeli M, Patooghy A (2016) Reliability-oriented scheduling for static-priority real-time tasks in standby-sparing systems. Microprocess Microsyst 45(Part A):208–215CrossRef
8.
Zurück zum Zitat Bhunia S, Hsiao MS, Banga M, Narasimhan S (2014) Hardware trojan attacks: threat analysis and countermeasures. Proc IEEE 102(8):1229–1247CrossRef Bhunia S, Hsiao MS, Banga M, Narasimhan S (2014) Hardware trojan attacks: threat analysis and countermeasures. Proc IEEE 102(8):1229–1247CrossRef
9.
Zurück zum Zitat Liu C, Rajendran J, Yang C, Karri R (2015) Shielding heterogeneous MPSoCs from untrustworthy 3PIPs through security driven task scheduling. IEEE Trans Emerg Top Comput 2(4):461–472CrossRef Liu C, Rajendran J, Yang C, Karri R (2015) Shielding heterogeneous MPSoCs from untrustworthy 3PIPs through security driven task scheduling. IEEE Trans Emerg Top Comput 2(4):461–472CrossRef
10.
Zurück zum Zitat Xiao K, Forte D, Tehranipoor M (2014) A novel built-in self-authentication technique to prevent inserting hardware trojans. IEEE Trans Comput-Aided Des Integr Circuits Syst 33(12):1778–1791CrossRef Xiao K, Forte D, Tehranipoor M (2014) A novel built-in self-authentication technique to prevent inserting hardware trojans. IEEE Trans Comput-Aided Des Integr Circuits Syst 33(12):1778–1791CrossRef
14.
Zurück zum Zitat Sarkar SM, Karam R, Krishna A, Bhunia S (2016) Design and validation for FPGA trust under hardware trojan attacks. IEEE Trans Multi-Scale Comput Syst 2(3):186–198CrossRef Sarkar SM, Karam R, Krishna A, Bhunia S (2016) Design and validation for FPGA trust under hardware trojan attacks. IEEE Trans Multi-Scale Comput Syst 2(3):186–198CrossRef
15.
Zurück zum Zitat Liu C, Jou J (2001) Efficient coverage analysis metric for HDL design validation. IEE Proc Comput Digit Tech 148(1):1–6CrossRef Liu C, Jou J (2001) Efficient coverage analysis metric for HDL design validation. IEE Proc Comput Digit Tech 148(1):1–6CrossRef
16.
Zurück zum Zitat McIntyre D, Wolf F, Papachristou C, Bhunia S, Weyer D (2009) Dynamic evaluation of hardware trust. In: IEEE international workshop on hardware oriented security and trust 2009 (HOST’09), pp 108–111 McIntyre D, Wolf F, Papachristou C, Bhunia S, Weyer D (2009) Dynamic evaluation of hardware trust. In: IEEE international workshop on hardware oriented security and trust 2009 (HOST’09), pp 108–111
17.
Zurück zum Zitat Guha K, Saha D, Chakrabarti A (2017) Real-time SoC security against passive threats using crypsis behavior of Geckos. ACM J Emerg Technol Comput Syst 13(3):1–26CrossRef Guha K, Saha D, Chakrabarti A (2017) Real-time SoC security against passive threats using crypsis behavior of Geckos. ACM J Emerg Technol Comput Syst 13(3):1–26CrossRef
18.
Zurück zum Zitat Guha K, Saha D, Chakrabarti A (2019) Stigmergy-based security for SoC operations from runtime performance degradation of SoC components. ACM Trans Embed Comput Syst 18(2):1–26CrossRef Guha K, Saha D, Chakrabarti A (2019) Stigmergy-based security for SoC operations from runtime performance degradation of SoC components. ACM Trans Embed Comput Syst 18(2):1–26CrossRef
19.
Zurück zum Zitat Guha K, Saha D, Chakrabarti A (2017) Self aware SoC security to counteract delay inducing hardware trojans at runtime. In: 30th International Conference on VLSI Design, pp 417–422 Guha K, Saha D, Chakrabarti A (2017) Self aware SoC security to counteract delay inducing hardware trojans at runtime. In: 30th International Conference on VLSI Design, pp 417–422
20.
Zurück zum Zitat Chakraborty RS, Wolff F, Paul S, Papachristou C, Bhunia S (2009) MERO: a statistical approach for hardware trojan detection. In: Clavier C, Gaj K (eds) Cryptographic hardware and embedded systems—CHES 2009. Lecture notes in computer Science, vol 5747 (2009) Chakraborty RS, Wolff F, Paul S, Papachristou C, Bhunia S (2009) MERO: a statistical approach for hardware trojan detection. In: Clavier C, Gaj K (eds) Cryptographic hardware and embedded systems—CHES 2009. Lecture notes in computer Science, vol 5747 (2009)
21.
Zurück zum Zitat Narasimhan S, Du D, Chakraborty RS, Paul S, Wolff FG, Papachristou CA, Roy K, Bhunia S (2013) Hardware trojan detection by multiple-parameter side-channel analysis. IEEE Trans Comput 62(11):2183–2195MathSciNetCrossRef Narasimhan S, Du D, Chakraborty RS, Paul S, Wolff FG, Papachristou CA, Roy K, Bhunia S (2013) Hardware trojan detection by multiple-parameter side-channel analysis. IEEE Trans Comput 62(11):2183–2195MathSciNetCrossRef
22.
Zurück zum Zitat Love E, Jin Y, Markis Y (2012) Proof-carrying hardware intellectual property: a pathway to trusted module acquisition. IEEE Trans Inf Forensics Secur 7(1):25–40CrossRef Love E, Jin Y, Markis Y (2012) Proof-carrying hardware intellectual property: a pathway to trusted module acquisition. IEEE Trans Inf Forensics Secur 7(1):25–40CrossRef
23.
Zurück zum Zitat Xu T, Potkonjak M (2014) Robust and flexible FPGA-based digital PUF. In: 24th International Conference on Field Programmable Logic and Applications, pp 1–6 Xu T, Potkonjak M (2014) Robust and flexible FPGA-based digital PUF. In: 24th International Conference on Field Programmable Logic and Applications, pp 1–6
24.
Zurück zum Zitat Amin HAM, Alkabani Y (2014) Selim: system-level protection and hardware trojan detection using weighted voting. J Adv Res 5:499–505CrossRef Amin HAM, Alkabani Y (2014) Selim: system-level protection and hardware trojan detection using weighted voting. J Adv Res 5:499–505CrossRef
25.
Zurück zum Zitat Guha K, Saha D, Chakrabarti A (2015) RTNA: securing SOC architectures from confidentiality attacks at runtime using ART1 neural networks. In: 19th international symposium on VLSI design and test, pp 1–6 Guha K, Saha D, Chakrabarti A (2015) RTNA: securing SOC architectures from confidentiality attacks at runtime using ART1 neural networks. In: 19th international symposium on VLSI design and test, pp 1–6
26.
Zurück zum Zitat Sarma S, Dutt N, Gupta P, Venkatasubramanian N, Nicolau A (2015) Cyber physical system on chip: a self aware MPSoC paradigm with cross-layer virtual sensing and actuation. In: Proceedings of Design, Automation and Test in Europe Conference and Exhibition (DATE), pp 625–628 Sarma S, Dutt N, Gupta P, Venkatasubramanian N, Nicolau A (2015) Cyber physical system on chip: a self aware MPSoC paradigm with cross-layer virtual sensing and actuation. In: Proceedings of Design, Automation and Test in Europe Conference and Exhibition (DATE), pp 625–628
27.
Zurück zum Zitat Guha K., Saha D., Chakrabarti A.: SARP: self aware runtime protection against integrity attacks of hardware trojans. VLSI design and test. In: VDAT 2018. Springer Communications in Computer and Information Science, vol 892, pp 198–209 (2019) Guha K., Saha D., Chakrabarti A.: SARP: self aware runtime protection against integrity attacks of hardware trojans. VLSI design and test. In: VDAT 2018. Springer Communications in Computer and Information Science, vol 892, pp 198–209 (2019)
29.
Zurück zum Zitat Saha D, Sur-Kolay S (2016) Embedding of signatures in reconfigurable scan architecture for authentication of intellectual properties in system-on-chip. IET Comput Digit Tech 10(3):110–118CrossRef Saha D, Sur-Kolay S (2016) Embedding of signatures in reconfigurable scan architecture for authentication of intellectual properties in system-on-chip. IET Comput Digit Tech 10(3):110–118CrossRef
30.
Zurück zum Zitat Ramakrishna V, Bhargava L, Sahula V (2018) Novel variability aware path selection for self-referencing based hardware trojan detection. In: 31st International Conference on VLSI Design (VLSID), pp 79–84 Ramakrishna V, Bhargava L, Sahula V (2018) Novel variability aware path selection for self-referencing based hardware trojan detection. In: 31st International Conference on VLSI Design (VLSID), pp 79–84
31.
Zurück zum Zitat Moulik S, Devaraj R, Sarkar A (2019) HEALERS: a heterogeneous energy-aware low-overhead real-time scheduler. IET Comput Digit Tech 13(6):470–480CrossRef Moulik S, Devaraj R, Sarkar A (2019) HEALERS: a heterogeneous energy-aware low-overhead real-time scheduler. IET Comput Digit Tech 13(6):470–480CrossRef
32.
Zurück zum Zitat Baital K, Chakrabarti A (2019) Dynamic scheduling of tasks for multi-core real-time systems based on optimum energy and throughput. IET Comput Digit Tech 13(2):93–100CrossRef Baital K, Chakrabarti A (2019) Dynamic scheduling of tasks for multi-core real-time systems based on optimum energy and throughput. IET Comput Digit Tech 13(2):93–100CrossRef
33.
Zurück zum Zitat Bolchini C, Miele A (2013) Reliability-driven system-level synthesis for mixed-critical embedded systems. IEEE Trans Comput 62(12):2489–2502MathSciNetCrossRef Bolchini C, Miele A (2013) Reliability-driven system-level synthesis for mixed-critical embedded systems. IEEE Trans Comput 62(12):2489–2502MathSciNetCrossRef
34.
Zurück zum Zitat Mohd BJ, Yousef KMA, AlMajali A, Hayajneh T (2019) Power-aware adaptive encryption. In: IEEE Jordan International Joint Conference on Electrical Engineering and Information Technology (JEEIT), pp 711–716 Mohd BJ, Yousef KMA, AlMajali A, Hayajneh T (2019) Power-aware adaptive encryption. In: IEEE Jordan International Joint Conference on Electrical Engineering and Information Technology (JEEIT), pp 711–716
35.
Zurück zum Zitat Guha K, Majumder A, Saha D, Chakrabarti A (2018) Reliability driven mixed critical tasks processing on FPGAs against hardware trojan attacks. In: 2018 21st Euromicro Conference on Digital System Design (DSD), pp 537–544 Guha K, Majumder A, Saha D, Chakrabarti A (2018) Reliability driven mixed critical tasks processing on FPGAs against hardware trojan attacks. In: 2018 21st Euromicro Conference on Digital System Design (DSD), pp 537–544
36.
Zurück zum Zitat Guha K, Saha S, Chakrabarti A (2018) SHIRT (self healing intelligent real-time) scheduling for secure embedded task processing. In: 2018 31st International Conference on VLSI Design (VLSID), pp 463–464 Guha K, Saha S, Chakrabarti A (2018) SHIRT (self healing intelligent real-time) scheduling for secure embedded task processing. In: 2018 31st International Conference on VLSI Design (VLSID), pp 463–464
37.
Zurück zum Zitat Guha K, Majumder A, Saha D, Chakrabarti A (2019) Criticality based reliability against hardware trojan attacks for processing of tasks on reconfigurable hardware. Microprocess Microsyst 71:102865CrossRef Guha K, Majumder A, Saha D, Chakrabarti A (2019) Criticality based reliability against hardware trojan attacks for processing of tasks on reconfigurable hardware. Microprocess Microsyst 71:102865CrossRef
38.
Zurück zum Zitat Rajendran JV, Sinanoglu O, Karri R (2016) Building trustworthy systems using untrusted components: a high-level synthesis approach. IEEE Trans VLSI Syst 24(9):2946–2959CrossRef Rajendran JV, Sinanoglu O, Karri R (2016) Building trustworthy systems using untrusted components: a high-level synthesis approach. IEEE Trans VLSI Syst 24(9):2946–2959CrossRef
39.
Zurück zum Zitat Amar L, Gaillardon PE, De Micheli G (2015) The EPFL combinational benchmark suite. In: 24th international workshop on logic & synthesis (IWLS) Amar L, Gaillardon PE, De Micheli G (2015) The EPFL combinational benchmark suite. In: 24th international workshop on logic & synthesis (IWLS)
Metadaten
Titel
Dynamic power-aware scheduling of real-time tasks for FPGA-based cyber physical systems against power draining hardware trojan attacks
verfasst von
Krishnendu Guha
Atanu Majumder
Debasri Saha
Amlan Chakrabarti
Publikationsdatum
13.02.2020
Verlag
Springer US
Erschienen in
The Journal of Supercomputing / Ausgabe 11/2020
Print ISSN: 0920-8542
Elektronische ISSN: 1573-0484
DOI
https://doi.org/10.1007/s11227-020-03184-3

Weitere Artikel der Ausgabe 11/2020

The Journal of Supercomputing 11/2020 Zur Ausgabe