Skip to main content
Erschienen in: Journal of Materials Engineering and Performance 6/2018

15.03.2018

Exploring the Short-Channel Characteristics of Asymmetric Junctionless Double-Gate Silicon-on-Nothing MOSFET

verfasst von: Priyanka Saha, Pritha Banerjee, Dinesh Kumar Dash, Subir Kumar Sarkar

Erschienen in: Journal of Materials Engineering and Performance | Ausgabe 6/2018

Einloggen

Aktivieren Sie unsere intelligente Suche, um passende Fachinhalte oder Patente zu finden.

search-config
loading …

Abstract

This paper presents an analytical model of an asymmetric junctionless double-gate (asymmetric DGJL) silicon-on-nothing metal-oxide-semiconductor field-effect transistor (MOSFET). Solving the 2-D Poisson’s equation, the expressions for center potential and threshold voltage are calculated. In addition, the response of the device toward the various short-channel effects like hot carrier effect, drain-induced barrier lowering and threshold voltage roll-off has also been examined along with subthreshold swing and drain current characteristics. Performance analysis of the present model is also demonstrated by comparing its short-channel behavior with conventional DGJL MOSFET. The effect of variation of the device features due to the variation of device parameters is also studied. The simulated results obtained using 2D device simulator, namely ATLAS, are in good agreement with the analytical results, hence validating our derived model.

Sie haben noch keine Lizenz? Dann Informieren Sie sich jetzt über unsere Produkte:

Springer Professional "Wirtschaft+Technik"

Online-Abonnement

Mit Springer Professional "Wirtschaft+Technik" erhalten Sie Zugriff auf:

  • über 102.000 Bücher
  • über 537 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Finance + Banking
  • Management + Führung
  • Marketing + Vertrieb
  • Maschinenbau + Werkstoffe
  • Versicherung + Risiko

Jetzt Wissensvorsprung sichern!

Springer Professional "Technik"

Online-Abonnement

Mit Springer Professional "Technik" erhalten Sie Zugriff auf:

  • über 67.000 Bücher
  • über 390 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Maschinenbau + Werkstoffe




 

Jetzt Wissensvorsprung sichern!

Anhänge
Nur mit Berechtigung zugänglich
Literatur
1.
Zurück zum Zitat E. Gnani, A. Gnudi, S. Reggiani, and G. Baccarani, Physical Model of the Junctionless UTB SOI-FET, IEEE Trans. Electron Devices, 2012, 59(4), p 941–948CrossRef E. Gnani, A. Gnudi, S. Reggiani, and G. Baccarani, Physical Model of the Junctionless UTB SOI-FET, IEEE Trans. Electron Devices, 2012, 59(4), p 941–948CrossRef
2.
Zurück zum Zitat Z. Chen, Y. Xiao, M. Tang, Y. Xiong, J. Huang, J. Li, X. Gu, and Y. Zhou, Surface-Potential-Based Drain Current Model for Long-Channel Junctionless Double-Gate MOSFETs, IEEE Trans. Electron Devices, 2012, 59(12), p 32923298 Z. Chen, Y. Xiao, M. Tang, Y. Xiong, J. Huang, J. Li, X. Gu, and Y. Zhou, Surface-Potential-Based Drain Current Model for Long-Channel Junctionless Double-Gate MOSFETs, IEEE Trans. Electron Devices, 2012, 59(12), p 32923298
3.
Zurück zum Zitat X. Jin, X. Liu, H.-I. Kwon, J.-H. Lee, and J.-H. Lee, A Subthreshold Current Model for Nanoscale Short Channel Junctionless MOSFETs Applicable to Symmetric and Asymmetric Double-Gate Structure, Solid-State Electron., 2013, 82, p 77–81CrossRef X. Jin, X. Liu, H.-I. Kwon, J.-H. Lee, and J.-H. Lee, A Subthreshold Current Model for Nanoscale Short Channel Junctionless MOSFETs Applicable to Symmetric and Asymmetric Double-Gate Structure, Solid-State Electron., 2013, 82, p 77–81CrossRef
4.
Zurück zum Zitat S. Naskar and S.K. Sarkar, Quantum Analytical Model for Inversion Charge and Threshold Voltage of Short-Channel Dual-Material Double-Gate SON MOSFET, IEEE Trans. Electron Devices, 2013, 60(9), p 2734–2740CrossRef S. Naskar and S.K. Sarkar, Quantum Analytical Model for Inversion Charge and Threshold Voltage of Short-Channel Dual-Material Double-Gate SON MOSFET, IEEE Trans. Electron Devices, 2013, 60(9), p 2734–2740CrossRef
5.
Zurück zum Zitat Z. Chen, Y. Xiao, M. Tang, Y. Xiong, J. Huang, J. Li, G. Xiaochen, and Y. Zhou, Surface-Potential-Based Drain Current Model for Long-Channel Junctionless Double-Gate MOSFETs, IEEE Trans. Electron Devices, 2012, 59(12), p 3292–3298CrossRef Z. Chen, Y. Xiao, M. Tang, Y. Xiong, J. Huang, J. Li, G. Xiaochen, and Y. Zhou, Surface-Potential-Based Drain Current Model for Long-Channel Junctionless Double-Gate MOSFETs, IEEE Trans. Electron Devices, 2012, 59(12), p 3292–3298CrossRef
6.
Zurück zum Zitat C.-W. Lee, A. Borne, I. Ferain, A. Afzalian, R. Yan, N.D. Akhavan, P. Razavi, and J.-P. Colinge, High-Temperature Performance of Silicon Junctionless MOSFETs, IEEE Trans. Electron Devices, 2010, 57(3), p 620–625CrossRef C.-W. Lee, A. Borne, I. Ferain, A. Afzalian, R. Yan, N.D. Akhavan, P. Razavi, and J.-P. Colinge, High-Temperature Performance of Silicon Junctionless MOSFETs, IEEE Trans. Electron Devices, 2010, 57(3), p 620–625CrossRef
7.
Zurück zum Zitat J.P. Duarte, S.-J. Choi, D.-I. Moon, and Y.-K. Choi, Simple Analytical Bulk Current Model for Long-Channel Double-Gate Junctionless Transistors, IEEE Electron Device Lett., 2011, 32(6), p 704–706CrossRef J.P. Duarte, S.-J. Choi, D.-I. Moon, and Y.-K. Choi, Simple Analytical Bulk Current Model for Long-Channel Double-Gate Junctionless Transistors, IEEE Electron Device Lett., 2011, 32(6), p 704–706CrossRef
8.
Zurück zum Zitat T.-K. Chiang, A Quasi-Two-Dimensional Threshold Voltage Model for Short-Channel Junctionless Double-Gate MOSFETs, IEEE Transactions on Electron Devices, 2012, 59(9), p 2284–2289CrossRef T.-K. Chiang, A Quasi-Two-Dimensional Threshold Voltage Model for Short-Channel Junctionless Double-Gate MOSFETs, IEEE Transactions on Electron Devices, 2012, 59(9), p 2284–2289CrossRef
9.
Zurück zum Zitat K.K. Young, Short-Channel Effect in Fully Depleted SOI, MOSFETs, IEEE Trans. Electron Devices, 1989, 36(2), p 399–402CrossRef K.K. Young, Short-Channel Effect in Fully Depleted SOI, MOSFETs, IEEE Trans. Electron Devices, 1989, 36(2), p 399–402CrossRef
10.
Zurück zum Zitat T.K. Chiang, A New Scaling Theory for Fully-Depleted, SOI, Double-Gate MOSFETs: Including Effective Conducting Path Effect, Solid State Electron., 2005, 49(3), p 317–322CrossRef T.K. Chiang, A New Scaling Theory for Fully-Depleted, SOI, Double-Gate MOSFETs: Including Effective Conducting Path Effect, Solid State Electron., 2005, 49(3), p 317–322CrossRef
11.
Zurück zum Zitat ATLAS User’s Manual, SILVACO Int, Santa Clara, CA, USA, 2015 ATLAS User’s Manual, SILVACO Int, Santa Clara, CA, USA, 2015
12.
Zurück zum Zitat T.-K. Chiang, A New Quasi-2-D Threshold Voltage Model for Short-Channel Junctionless Cylindrical Surrounding Gate (JLCSG) MOSFETs, IEEE Trans. Electron Devices, 2012, 59(11), p 3127–3129CrossRef T.-K. Chiang, A New Quasi-2-D Threshold Voltage Model for Short-Channel Junctionless Cylindrical Surrounding Gate (JLCSG) MOSFETs, IEEE Trans. Electron Devices, 2012, 59(11), p 3127–3129CrossRef
Metadaten
Titel
Exploring the Short-Channel Characteristics of Asymmetric Junctionless Double-Gate Silicon-on-Nothing MOSFET
verfasst von
Priyanka Saha
Pritha Banerjee
Dinesh Kumar Dash
Subir Kumar Sarkar
Publikationsdatum
15.03.2018
Verlag
Springer US
Erschienen in
Journal of Materials Engineering and Performance / Ausgabe 6/2018
Print ISSN: 1059-9495
Elektronische ISSN: 1544-1024
DOI
https://doi.org/10.1007/s11665-018-3281-2

Weitere Artikel der Ausgabe 6/2018

Journal of Materials Engineering and Performance 6/2018 Zur Ausgabe

    Marktübersichten

    Die im Laufe eines Jahres in der „adhäsion“ veröffentlichten Marktübersichten helfen Anwendern verschiedenster Branchen, sich einen gezielten Überblick über Lieferantenangebote zu verschaffen.