Skip to main content
Erschienen in: Acta Informatica 3/2016

01.04.2016 | Original Article

Extracting unsatisfiable cores for LTL via temporal resolution

verfasst von: Viktor Schuppan

Erschienen in: Acta Informatica | Ausgabe 3/2016

Einloggen

Aktivieren Sie unsere intelligente Suche, um passende Fachinhalte oder Patente zu finden.

search-config
loading …

Abstract

Unsatisfiable cores (UCs) are a well established means for debugging in a declarative setting. Still, there are few tools that perform automated extraction of UCs for LTL. Existing tools compute a UC as an unsatisfiable subset of the set of top-level conjuncts of an LTL formula. Using resolution graphs to extract UCs is common in other domains such as SAT. In this article we construct and optimize resolution graphs for temporal resolution as implemented in the temporal resolution-based solver TRP++, and we use them to extract UCs for propositional LTL. The resulting UCs are more fine-grained than the UCs obtained from existing tools because UC extraction also simplifies top-level conjuncts instead of treating them as atomic entities. For example, given an unsatisfiable LTL formula of the form \( \phi \equiv {(\mathbf{G}{ \psi })}\wedge {\mathbf{F}{ \psi ' }}\) existing tools return \( \phi \) as a UC irrespective of the complexity of \( \psi \) and \( \psi ' \), whereas the approach presented in this article continues to remove parts not required for unsatisfiability inside \( \psi \) and \( \psi ' \). Our approach also identifies groups of occurrences of a proposition that do not interact in a proof of unsatisfiability. We implement our approach in TRP++. Our experimental evaluation demonstrates that our approach (i) extracts UCs that are often significantly smaller than the input formula with an acceptable overhead and (ii) produces more fine-grained UCs than competing tools while remaining at least competitive in terms of run time and memory usage. The source code of our tool is publicly available.

Sie haben noch keine Lizenz? Dann Informieren Sie sich jetzt über unsere Produkte:

Springer Professional "Wirtschaft+Technik"

Online-Abonnement

Mit Springer Professional "Wirtschaft+Technik" erhalten Sie Zugriff auf:

  • über 102.000 Bücher
  • über 537 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Finance + Banking
  • Management + Führung
  • Marketing + Vertrieb
  • Maschinenbau + Werkstoffe
  • Versicherung + Risiko

Jetzt Wissensvorsprung sichern!

Springer Professional "Wirtschaft"

Online-Abonnement

Mit Springer Professional "Wirtschaft" erhalten Sie Zugriff auf:

  • über 67.000 Bücher
  • über 340 Zeitschriften

aus folgenden Fachgebieten:

  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Finance + Banking
  • Management + Führung
  • Marketing + Vertrieb
  • Versicherung + Risiko




Jetzt Wissensvorsprung sichern!

Springer Professional "Technik"

Online-Abonnement

Mit Springer Professional "Technik" erhalten Sie Zugriff auf:

  • über 67.000 Bücher
  • über 390 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Maschinenbau + Werkstoffe




 

Jetzt Wissensvorsprung sichern!

Fußnoten
3
A set of LTL formulas \( \phi \) is interpreted as the conjunction of all formulas in \( \phi \).
 
6
Note that in our example fresh atomic propositions \(x, x', \ldots \) in \( SNF ({ \phi })\) only represent positive polarity occurrences of subformulas. If there were a negative polarity occurrence of some subformula \( \psi \) represented by some fresh atomic proposition \({x}_{ \psi }\), then \({x}_{ \psi }\) being \(\textsc {false}\) at time point \({i}\) in a satisfying assignment for \( \phi \) would imply \( \psi \) being \(\textsc {false}\) at time point \({i}\) on that assignment.
 
7
Here we report the algorithm as implemented in the version of TRP++ that we obtained. There saturation is performed directly before and directly after augmentation.
 
8
While it may seem that some clauses are not considered for saturation, this is due to either subsumption of one clause by another (e.g., \(\mathbf{G}{({\lnot {w{x_{4}}}}\vee {{\mathbf{X}{\lnot {x_{1}}}}\vee {\mathbf{X}{x_{4}}}})}\) obtained from \(\mathbf{G}{({\lnot {w{x_{4}}}}\vee {{\mathbf{X}{x_{4}}}\vee {\mathbf{X}{w{x_{4}}}}})}\) and \(\mathbf{G}{({\lnot {x_{1}}}\vee {\lnot {w{x_{4}}}})}\) is subsumed by \(\mathbf{G}{({\lnot {w{x_{4}}}}\vee {\mathbf{X}{\lnot {x_{1}}}})}\)) or the fact that TRP++ uses ordered resolution (e.g., \(x_{1}\) with \(\mathbf{G}{({\lnot {x_{1}}}\vee {x_{2}})}\)—the order here is \(x_{1} < x_{2} < p < q < x_{3} < x_{4}\); [5, 52]). Both are issues of completeness of TR and, therefore, not discussed in this article.
 
9
Note that this proof assumes that there are no edges between instances of the premise of https://static-content.springer.com/image/art%3A10.1007%2Fs00236-015-0242-1/MediaObjects/236_2015_242_IEq963_HTML.gif , the premises of https://static-content.springer.com/image/art%3A10.1007%2Fs00236-015-0242-1/MediaObjects/236_2015_242_IEq964_HTML.gif , and premise 2 of https://static-content.springer.com/image/art%3A10.1007%2Fs00236-015-0242-1/MediaObjects/236_2015_242_IEq965_HTML.gif and their conclusions induced by these production rules as indicated in Definition 7. I.e., different minimal sets of premises to include in an optimized resolution graph may exist.
 
10
We disregard the issue of the indices of the variables \(x, x', \ldots \).
 
11
Notice that this is done purely for the convenience of the reader and does not correspond to a step in our method for UC extraction.
 
12
Remember that in this section we only consider optimized resolution graphs and UCs in SNF via TR from optimized resolution graphs, and we drop the designators “optimized” and “from an optimized resolution graph”. Moreover, we drop general definitions and statements in the style of Definition 5 and Corollary 2 and restrict ourselves to the specific cases á la Definition 8 and Theorem 2.
 
13
Note that in vacuity checking it is typically assumed that the system description is more complex than the specification, while in UC extraction all complexity is in the formula at hand. When (as we did in our trials) using the reduction from LTL UC extraction to vacuity checking from Proposition 5 the resulting vacuity checking instance consists of a trivial system description and a complex specification. In practice, when the vacuity checking procedure is tuned to take advantage of the small specification/complex system description scenario, then complex specifications may lead to problems; it seems that the scalability problems we observed with Aardvark are caused to some extent by the translation from the LTL specification into an explicit Büchi automaton performed in VIS.
 
18
The duplicate occurrence of \(\lnot {bf_1^1}\) in line 2 of (25) is an artifact resulting from the simplification of UCs by removing conjunction with \(\textsc {true}\) and disjunction with \(\textsc {false}\).
 
Literatur
1.
Zurück zum Zitat Amjad, H.: Compressing propositional refutations. In: Merz, S., Nipkow, T. (eds.) AVoCS, Elsevier, Electr. Notes Theor. Comput. Sci., vol. 185, pp. 3–15 (2006) Amjad, H.: Compressing propositional refutations. In: Merz, S., Nipkow, T. (eds.) AVoCS, Elsevier, Electr. Notes Theor. Comput. Sci., vol. 185, pp. 3–15 (2006)
2.
Zurück zum Zitat Armoni, R., Fix, L., Flaisher, A., Grumberg, O., Piterman, N., Tiemeyer, A., Vardi, M.: Enhanced vacuity detection in linear temporal logic. In: Hunt. Jr., W., Somenzi, F. (eds.) CAV, Springer, LNCS, vol. 2725, pp. 368–380 (2003) Armoni, R., Fix, L., Flaisher, A., Grumberg, O., Piterman, N., Tiemeyer, A., Vardi, M.: Enhanced vacuity detection in linear temporal logic. In: Hunt. Jr., W., Somenzi, F. (eds.) CAV, Springer, LNCS, vol. 2725, pp. 368–380 (2003)
3.
Zurück zum Zitat Awad, A., Goré, R., Hou, Z., Thomson, J., Weidlich, M.: An iterative approach to synthesize business process templates from compliance rules. Inf. Syst. 37(8), 714–736 (2012)CrossRef Awad, A., Goré, R., Hou, Z., Thomson, J., Weidlich, M.: An iterative approach to synthesize business process templates from compliance rules. Inf. Syst. 37(8), 714–736 (2012)CrossRef
4.
Zurück zum Zitat Baader, F., Calvanese, D., McGuinness, D., Nardi, D., Patel-Schneider, P. (eds.): The Description Logic Handbook: Theory, Implementation, and Applications. Cambridge University Press, Cambridge (2007)MATH Baader, F., Calvanese, D., McGuinness, D., Nardi, D., Patel-Schneider, P. (eds.): The Description Logic Handbook: Theory, Implementation, and Applications. Cambridge University Press, Cambridge (2007)MATH
5.
Zurück zum Zitat Bachmair, L., Ganzinger, H.: Resolution theorem proving. In: Robinson, J., Voronkov, A. (eds.) Handbook of Automated Reasoning, pp. 19–99. Elsevier and MIT Press, Amsterdam and Cambridge (2001)CrossRef Bachmair, L., Ganzinger, H.: Resolution theorem proving. In: Robinson, J., Voronkov, A. (eds.) Handbook of Automated Reasoning, pp. 19–99. Elsevier and MIT Press, Amsterdam and Cambridge (2001)CrossRef
6.
Zurück zum Zitat Bakker, R., Dikker, F., Tempelman, F., Wognum, P.: Diagnosing and solving over-determined constraint satisfaction problems. In: IJCAI, pp. 276–281 (1993) Bakker, R., Dikker, F., Tempelman, F., Wognum, P.: Diagnosing and solving over-determined constraint satisfaction problems. In: IJCAI, pp. 276–281 (1993)
7.
Zurück zum Zitat Barrett, C., Sebastiani, R., Seshia, S., Tinelli, C.: Satisfiability modulo theories. In: Biere, A., Heule, M., van Maaren, H., Walsh, T. (eds.) Handbook of Satisfiability, Frontiers in Artificial Intelligence and Applications, vol. 185, pp. 825–885. IOS Press, Amsterdam (2009) Barrett, C., Sebastiani, R., Seshia, S., Tinelli, C.: Satisfiability modulo theories. In: Biere, A., Heule, M., van Maaren, H., Walsh, T. (eds.) Handbook of Satisfiability, Frontiers in Artificial Intelligence and Applications, vol. 185, pp. 825–885. IOS Press, Amsterdam (2009)
8.
Zurück zum Zitat Beatty, D., Bryant, R.: Formally verifying a microprocessor using a simulation methodology. In: DAC, pp. 596–602 (1994) Beatty, D., Bryant, R.: Formally verifying a microprocessor using a simulation methodology. In: DAC, pp. 596–602 (1994)
9.
Zurück zum Zitat Beer, I., Ben-David, S., Eisner, C., Rodeh, Y.: Efficient detection of vacuity in temporal model checking. Form. Methods Syst. Des. 18(2), 141–163 (2001)CrossRefMATH Beer, I., Ben-David, S., Eisner, C., Rodeh, Y.: Efficient detection of vacuity in temporal model checking. Form. Methods Syst. Des. 18(2), 141–163 (2001)CrossRefMATH
10.
Zurück zum Zitat Behdenna, A., Dixon, C., Fisher, M.: Deductive verification of simple foraging robotic behaviours. Int. J. Intell. Comput. Cybern. 2(4), 604–643 (2009)MathSciNetCrossRefMATH Behdenna, A., Dixon, C., Fisher, M.: Deductive verification of simple foraging robotic behaviours. Int. J. Intell. Comput. Cybern. 2(4), 604–643 (2009)MathSciNetCrossRefMATH
11.
Zurück zum Zitat Belov, A., Marques Silva, J.: Minimally unsatisfiable Boolean circuits. In: Sakallah, K., Simon, L. (eds.) SAT, Springer, LNCS, vol. 6695, pp. 145–158 (2011) Belov, A., Marques Silva, J.: Minimally unsatisfiable Boolean circuits. In: Sakallah, K., Simon, L. (eds.) SAT, Springer, LNCS, vol. 6695, pp. 145–158 (2011)
12.
Zurück zum Zitat Biere, A.: Bounded model checking. In: Biere, A., Heule, M., van Maaren, H., Walsh, T. (eds.) Handbook of Satisfiability, Frontiers in Artificial Intelligence and Applications, vol. 185, pp. 457–481. IOS Press, Amsterdam (2009) Biere, A.: Bounded model checking. In: Biere, A., Heule, M., van Maaren, H., Walsh, T. (eds.) Handbook of Satisfiability, Frontiers in Artificial Intelligence and Applications, vol. 185, pp. 457–481. IOS Press, Amsterdam (2009)
13.
Zurück zum Zitat Biere, A., Heljanko, K., Junttila, T., Latvala, T., Schuppan, V.: Linear encodings of bounded LTL model checking. Log. Methods Comput. Sci. 2(5), (2006) Biere, A., Heljanko, K., Junttila, T., Latvala, T., Schuppan, V.: Linear encodings of bounded LTL model checking. Log. Methods Comput. Sci. 2(5), (2006)
14.
Zurück zum Zitat Bloem, R., Galler, S., Jobstmann, B., Piterman, N., Pnueli, A., Weiglhofer, M.: Specify, compile, run: hardware from PSL. In: Glesner, S., Knoop, J., Drechsler, R. (eds.) COCV, Elsevier, Electr. Notes Theor. Comput. Sci., vol. 190(4), pp. 3–16 (2007) Bloem, R., Galler, S., Jobstmann, B., Piterman, N., Pnueli, A., Weiglhofer, M.: Specify, compile, run: hardware from PSL. In: Glesner, S., Knoop, J., Drechsler, R. (eds.) COCV, Elsevier, Electr. Notes Theor. Comput. Sci., vol. 190(4), pp. 3–16 (2007)
15.
Zurück zum Zitat Bruni, R., Sassano, A.: Restoring satisfiability or maintaining unsatisfiability by finding small unsatisfiable subformulae. In: Kautz H, Selman B (eds.) SAT, Elsevier, Electronic Notes in Discrete Mathematics, vol. 9, pp. 162–173 (2001) Bruni, R., Sassano, A.: Restoring satisfiability or maintaining unsatisfiability by finding small unsatisfiable subformulae. In: Kautz H, Selman B (eds.) SAT, Elsevier, Electronic Notes in Discrete Mathematics, vol. 9, pp. 162–173 (2001)
16.
Zurück zum Zitat Büning, H.K., Kullmann, O.: Minimal unsatisfiability and autarkies. In: Biere, A., Heule, M., van Maaren, H., Walsh, T. (eds.) Handbook of Satisfiability, Frontiers in Artificial Intelligence and Applications, vol. 185, pp. 339–401. IOS Press, Amsterdam (2009) Büning, H.K., Kullmann, O.: Minimal unsatisfiability and autarkies. In: Biere, A., Heule, M., van Maaren, H., Walsh, T. (eds.) Handbook of Satisfiability, Frontiers in Artificial Intelligence and Applications, vol. 185, pp. 339–401. IOS Press, Amsterdam (2009)
17.
Zurück zum Zitat Burch, J., Clarke, E., McMillan, K., Dill, D., Hwang, L.: Symbolic model checking: \(10^{20}\) states and beyond. Inf. Comput. 98(2), 142–170 (1992)MathSciNetCrossRefMATH Burch, J., Clarke, E., McMillan, K., Dill, D., Hwang, L.: Symbolic model checking: \(10^{20}\) states and beyond. Inf. Comput. 98(2), 142–170 (1992)MathSciNetCrossRefMATH
18.
Zurück zum Zitat Chiappini, A., Cimatti, A., Macchi, L., Rebollo, O., Roveri, M., Susi, A., Tonetta, S., Vittorini, B.: Formalization and validation of a subset of the European Train Control System. In: Kramer, J., Bishop, J., Devanbu, P., Uchitel, S. (eds.) ICSE (2), ACM, pp. 109–118 (2010) Chiappini, A., Cimatti, A., Macchi, L., Rebollo, O., Roveri, M., Susi, A., Tonetta, S., Vittorini, B.: Formalization and validation of a subset of the European Train Control System. In: Kramer, J., Bishop, J., Devanbu, P., Uchitel, S. (eds.) ICSE (2), ACM, pp. 109–118 (2010)
19.
Zurück zum Zitat Chinneck, J., Dravnieks, E.: Locating minimal infeasible constraint sets in linear programs. INFORMS J. Comput. 3(2), 157–168 (1991)CrossRefMATH Chinneck, J., Dravnieks, E.: Locating minimal infeasible constraint sets in linear programs. INFORMS J. Comput. 3(2), 157–168 (1991)CrossRefMATH
20.
Zurück zum Zitat Cimatti, A., Clarke, E., Giunchiglia, E., Giunchiglia, F., Pistore, M., Roveri, M., Sebastiani, R., Tacchella, A.: NuSMV 2: An opensource tool for symbolic model checking. In: Brinksma, E., Larsen, K. (eds.) CAV, Springer, LNCS, vol. 2404, pp. 359–364 (2002) Cimatti, A., Clarke, E., Giunchiglia, E., Giunchiglia, F., Pistore, M., Roveri, M., Sebastiani, R., Tacchella, A.: NuSMV 2: An opensource tool for symbolic model checking. In: Brinksma, E., Larsen, K. (eds.) CAV, Springer, LNCS, vol. 2404, pp. 359–364 (2002)
21.
Zurück zum Zitat Cimatti, A., Roveri, M., Schuppan, V., Tonetta, S.: Boolean abstraction for temporal logic satisfiability. In: Damm, W., Hermanns, H. (eds.) CAV, Springer, LNCS, vol. 4590, pp. 532–546 (2007) Cimatti, A., Roveri, M., Schuppan, V., Tonetta, S.: Boolean abstraction for temporal logic satisfiability. In: Damm, W., Hermanns, H. (eds.) CAV, Springer, LNCS, vol. 4590, pp. 532–546 (2007)
22.
Zurück zum Zitat Cimatti, A., Roveri, M., Schuppan, V., Tchaltsev, A.: Diagnostic information for realizability. In: Logozzo, F., Peled, D., Zuck, L. (eds.) VMCAI, Springer, LNCS, vol. 4905, pp. 52–67 (2008) Cimatti, A., Roveri, M., Schuppan, V., Tchaltsev, A.: Diagnostic information for realizability. In: Logozzo, F., Peled, D., Zuck, L. (eds.) VMCAI, Springer, LNCS, vol. 4905, pp. 52–67 (2008)
23.
Zurück zum Zitat Cimatti, A., Griggio, A., Sebastiani, R.: Computing small unsatisfiable cores in satisfiability modulo theories. J. Artif. Intell. Res. (JAIR) 40, 701–728 (2011)MathSciNetMATH Cimatti, A., Griggio, A., Sebastiani, R.: Computing small unsatisfiable cores in satisfiability modulo theories. J. Artif. Intell. Res. (JAIR) 40, 701–728 (2011)MathSciNetMATH
24.
Zurück zum Zitat Cimatti, A., Mover, S., Tonetta, S.: Proving and explaining the unfeasibility of message sequence charts for hybrid systems. In: Bjesse, P., Slobodová, A. (eds.) FMCAD, FMCAD Inc., pp. 54–62 (2011) Cimatti, A., Mover, S., Tonetta, S.: Proving and explaining the unfeasibility of message sequence charts for hybrid systems. In: Bjesse, P., Slobodová, A. (eds.) FMCAD, FMCAD Inc., pp. 54–62 (2011)
25.
Zurück zum Zitat Clarke, E., Grumberg, O., Hamaguchi, K.: Another look at LTL model checking. Form. Methods Syst. Des. 10(1), 47–71 (1997)CrossRef Clarke, E., Grumberg, O., Hamaguchi, K.: Another look at LTL model checking. Form. Methods Syst. Des. 10(1), 47–71 (1997)CrossRef
26.
Zurück zum Zitat Clarke, E., Grumberg, O., Peled, D.: Model Checking. MIT Press, Cambridge (2001)CrossRef Clarke, E., Grumberg, O., Peled, D.: Model Checking. MIT Press, Cambridge (2001)CrossRef
27.
Zurück zum Zitat Clarke, E., Talupur, M., Veith, H., Wang, D.: SAT based predicate abstraction for hardware verification. In: Giunchiglia, E., Tacchella, A. (eds.) SAT, Springer, LNCS, vol. 2919, pp. 78–92 (2003) Clarke, E., Talupur, M., Veith, H., Wang, D.: SAT based predicate abstraction for hardware verification. In: Giunchiglia, E., Tacchella, A. (eds.) SAT, Springer, LNCS, vol. 2919, pp. 78–92 (2003)
28.
Zurück zum Zitat De Wulf, M., Doyen, L., Maquet, N., Raskin, J.: Antichains: alternative algorithms for LTL satisfiability and model-checking. In: Ramakrishnan, C., Rehof, J. (eds.) TACAS, Springer, LNCS, vol. 4963, pp. 63–77 (2008) De Wulf, M., Doyen, L., Maquet, N., Raskin, J.: Antichains: alternative algorithms for LTL satisfiability and model-checking. In: Ramakrishnan, C., Rehof, J. (eds.) TACAS, Springer, LNCS, vol. 4963, pp. 63–77 (2008)
29.
Zurück zum Zitat Demri, S., Schnoebelen, P.: The complexity of propositional linear temporal logics in simple cases. Inf. Comput. 174(1), 84–103 (2002)MathSciNetCrossRefMATH Demri, S., Schnoebelen, P.: The complexity of propositional linear temporal logics in simple cases. Inf. Comput. 174(1), 84–103 (2002)MathSciNetCrossRefMATH
31.
Zurück zum Zitat Dixon, C.: Using Otter for temporal resolution. In: Barringer, H., Fisher, M., Gabbay, D., Gough, G. (eds.) ICTL, Springer, Applied Logic Series, vol. 16, pp. 149–166 (1997) Dixon, C.: Using Otter for temporal resolution. In: Barringer, H., Fisher, M., Gabbay, D., Gough, G. (eds.) ICTL, Springer, Applied Logic Series, vol. 16, pp. 149–166 (1997)
32.
33.
Zurück zum Zitat D’Silva, V., Kroening, D., Purandare, M., Weissenbacher, G.: Interpolant strength. In: Barthe, G., Hermenegildo, M. (eds.) VMCAI, Springer, LNCS, vol. 5944, pp. 129–145 (2010) D’Silva, V., Kroening, D., Purandare, M., Weissenbacher, G.: Interpolant strength. In: Barthe, G., Hermenegildo, M. (eds.) VMCAI, Springer, LNCS, vol. 5944, pp. 129–145 (2010)
34.
Zurück zum Zitat Eisner, C., Fisman, D.: A Practical Introduction to PSL. Springer, Berlin (2006) Eisner, C., Fisman, D.: A Practical Introduction to PSL. Springer, Berlin (2006)
35.
Zurück zum Zitat Emerson, E.: Temporal and modal logic. In: van Leeuwen, J. (ed.) Handbook of Theoretical Computer Science, Volume B: Formal Models and Sematics, pp. 995–1072. Elsevier and MIT Press, Amsterdam and Cambridge (1990) Emerson, E.: Temporal and modal logic. In: van Leeuwen, J. (ed.) Handbook of Theoretical Computer Science, Volume B: Formal Models and Sematics, pp. 995–1072. Elsevier and MIT Press, Amsterdam and Cambridge (1990)
36.
Zurück zum Zitat Fisher, M.: A resolution method for temporal logic. In: IJCAI, pp. 99–104 (1991) Fisher, M.: A resolution method for temporal logic. In: IJCAI, pp. 99–104 (1991)
38.
39.
Zurück zum Zitat Fisman, D., Kupferman, O., Sheinvald-Faragy, S., Vardi, M.: A framework for inherent vacuity. In: Chockler, H., Hu, A. (eds.) HVC, Springer, LNCS, vol. 5394, pp. 7–22 (2008) Fisman, D., Kupferman, O., Sheinvald-Faragy, S., Vardi, M.: A framework for inherent vacuity. In: Chockler, H., Hu, A. (eds.) HVC, Springer, LNCS, vol. 5394, pp. 7–22 (2008)
41.
Zurück zum Zitat Goldberg, E., Novikov, Y.: Verification of proofs of unsatisfiability for CNF formulas. In: DATE, IEEE Computer Society, pp. 10886–10891 (2003) Goldberg, E., Novikov, Y.: Verification of proofs of unsatisfiability for CNF formulas. In: DATE, IEEE Computer Society, pp. 10886–10891 (2003)
43.
Zurück zum Zitat Gurfinkel, A., Chechik, M.: How vacuous is vacuous? In: Jensen, K., Podelski, A. (eds.) TACAS, Springer, LNCS, vol. 2988, pp. 451–466 (2004) Gurfinkel, A., Chechik, M.: How vacuous is vacuous? In: Jensen, K., Podelski, A. (eds.) TACAS, Springer, LNCS, vol. 2988, pp. 451–466 (2004)
44.
Zurück zum Zitat Halpern, J., Reif, J.: The propositional dynamic logic of deterministic, well-structured programs. Theor. Comput. Sci. 27, 127–165 (1983)MathSciNetCrossRefMATH Halpern, J., Reif, J.: The propositional dynamic logic of deterministic, well-structured programs. Theor. Comput. Sci. 27, 127–165 (1983)MathSciNetCrossRefMATH
45.
Zurück zum Zitat Hantry, F., Hacid, M.: Handling conflicts in depth-first search for LTL tableau to debug compliance based languages. In: Pimentel, E., Valero, V. (eds.) FLACOS, EPTCS, vol. 68, pp. 39–53 (2011) Hantry, F., Hacid, M.: Handling conflicts in depth-first search for LTL tableau to debug compliance based languages. In: Pimentel, E., Valero, V. (eds.) FLACOS, EPTCS, vol. 68, pp. 39–53 (2011)
46.
Zurück zum Zitat Hantry, F., Saïs, L., Hacid, M.: On the complexity of computing minimal unsatisfiable LTL formulas. Electron. Colloq. Comput. Complex. (ECCC) 19(69), (2012) Hantry, F., Saïs, L., Hacid, M.: On the complexity of computing minimal unsatisfiable LTL formulas. Electron. Colloq. Comput. Complex. (ECCC) 19(69), (2012)
47.
Zurück zum Zitat Harding, A.: Symbolic strategy synthesis for games with LTL winning conditions. PhD thesis, University of Birmingham (2005) Harding, A.: Symbolic strategy synthesis for games with LTL winning conditions. PhD thesis, University of Birmingham (2005)
48.
Zurück zum Zitat Heuerding, A., Jäger, G., Schwendimann, S., Seyfried, M.: Propositional logics on the computer. In: Baumgartner, P., Hähnle, R., Posegga, J. (eds.) TABLEAUX, Springer, LNCS, vol. 918, pp. 310–323 (1995) Heuerding, A., Jäger, G., Schwendimann, S., Seyfried, M.: Propositional logics on the computer. In: Baumgartner, P., Hähnle, R., Posegga, J. (eds.) TABLEAUX, Springer, LNCS, vol. 918, pp. 310–323 (1995)
49.
Zurück zum Zitat Hoos, H.: Heavy-tailed behaviour in randomised systematic search algorithms for SAT? Tech. Rep. TR-99-16, University of British Columbia, Department of Computer Science (1999) Hoos, H.: Heavy-tailed behaviour in randomised systematic search algorithms for SAT? Tech. Rep. TR-99-16, University of British Columbia, Department of Computer Science (1999)
51.
Zurück zum Zitat Huang, J.: MUP: a minimal unsatisfiability prover. In: Tang, T. (ed.) ASP-DAC, pp. 432–437. ACM Press, Nre York (2005)CrossRef Huang, J.: MUP: a minimal unsatisfiability prover. In: Tang, T. (ed.) ASP-DAC, pp. 432–437. ACM Press, Nre York (2005)CrossRef
52.
Zurück zum Zitat Hustadt, U., Konev, B.: TRP++ 2.0: a temporal resolution prover. In: Baader, F. (ed.) CADE, Springer, LNCS, vol. 2741, pp. 274–278 (2003) Hustadt, U., Konev, B.: TRP++ 2.0: a temporal resolution prover. In: Baader, F. (ed.) CADE, Springer, LNCS, vol. 2741, pp. 274–278 (2003)
53.
Zurück zum Zitat Hustadt, U., Konev, B.: TRP++: a temporal resolution prover. In: Baaz, M., Makowsky, J., Voronkov, A. (eds.) Collegium Logicum, vol. 8, Kurt Gödel Society, pp. 65–79 (2004) Hustadt, U., Konev, B.: TRP++: a temporal resolution prover. In: Baaz, M., Makowsky, J., Voronkov, A. (eds.) Collegium Logicum, vol. 8, Kurt Gödel Society, pp. 65–79 (2004)
54.
Zurück zum Zitat Hustadt, U., Schmidt, R.A.: Scientific benchmarking with temporal logic decision procedures. In: Fensel, D., Giunchiglia, F., McGuinness, D., Williams, M. (eds.) KR, Morgan Kaufmann, pp. 533–546 (2002) Hustadt, U., Schmidt, R.A.: Scientific benchmarking with temporal logic decision procedures. In: Fensel, D., Giunchiglia, F., McGuinness, D., Williams, M. (eds.) KR, Morgan Kaufmann, pp. 533–546 (2002)
55.
Zurück zum Zitat Jobstmann, B., Bloem, R.: Optimizations for LTL synthesis. In: FMCAD, IEEE Computer Society, pp. 117–124 (2006) Jobstmann, B., Bloem, R.: Optimizations for LTL synthesis. In: FMCAD, IEEE Computer Society, pp. 117–124 (2006)
56.
Zurück zum Zitat Josuttis, N.: The C++ Standard Library: A Tutorial and Reference, 2nd edn. Addison-Wesley, Reading (2012) Josuttis, N.: The C++ Standard Library: A Tutorial and Reference, 2nd edn. Addison-Wesley, Reading (2012)
58.
Zurück zum Zitat Jussila, T., Sinz, C., Biere, A.: Extended resolution proofs for symbolic SAT solving with quantification. In: Biere, A., Gomes, C. (eds.) SAT, Springer, LNCS, vol. 4121, pp. 54–60 (2006) Jussila, T., Sinz, C., Biere, A.: Extended resolution proofs for symbolic SAT solving with quantification. In: Biere, A., Gomes, C. (eds.) SAT, Springer, LNCS, vol. 4121, pp. 54–60 (2006)
59.
Zurück zum Zitat Kesten, Y., Pnueli, A., Raviv, L.: Algorithmic verification of linear temporal logic specifications. In: Larsen, K., Skyum, S., Winskel, G. (eds.) ICALP, Springer, LNCS, vol. 1443, pp. 1–16 (1998) Kesten, Y., Pnueli, A., Raviv, L.: Algorithmic verification of linear temporal logic specifications. In: Larsen, K., Skyum, S., Winskel, G. (eds.) ICALP, Springer, LNCS, vol. 1443, pp. 1–16 (1998)
60.
Zurück zum Zitat Könighofer, R., Hofferek, G., Bloem, R.: Debugging formal specifications using simple counterstrategies. In: FMCAD, IEEE, pp. 152–159 (2009) Könighofer, R., Hofferek, G., Bloem, R.: Debugging formal specifications using simple counterstrategies. In: FMCAD, IEEE, pp. 152–159 (2009)
61.
Zurück zum Zitat Könighofer, R., Hofferek, G., Bloem, R.: Debugging unrealizable specifications with model-based diagnosis. In: Barner, S., Harris, I., Kroening, D., Raz, O. (eds.) HVC, Springer, LNCS, vol. 6504, pp. 29–45 (2010) Könighofer, R., Hofferek, G., Bloem, R.: Debugging unrealizable specifications with model-based diagnosis. In: Barner, S., Harris, I., Kroening, D., Raz, O. (eds.) HVC, Springer, LNCS, vol. 6504, pp. 29–45 (2010)
62.
Zurück zum Zitat Kress-Gazit, H., Fainekos, G., Pappas, G.: Translating structured English to robot controllers. Adva. Rob. 22(12), 1343–1359 (2008)CrossRef Kress-Gazit, H., Fainekos, G., Pappas, G.: Translating structured English to robot controllers. Adva. Rob. 22(12), 1343–1359 (2008)CrossRef
63.
Zurück zum Zitat Kupferman, O.: Sanity checks in formal verification. In: Baier, C., Hermanns, H. (eds.) CONCUR, Springer, LNCS, vol. 4137, pp. 37–51 (2006) Kupferman, O.: Sanity checks in formal verification. In: Baier, C., Hermanns, H. (eds.) CONCUR, Springer, LNCS, vol. 4137, pp. 37–51 (2006)
64.
Zurück zum Zitat Kupferman, O., Vardi, M.: Vacuity detection in temporal model checking. STTT 4(2), 224–233 (2003)CrossRefMATH Kupferman, O., Vardi, M.: Vacuity detection in temporal model checking. STTT 4(2), 224–233 (2003)CrossRefMATH
65.
Zurück zum Zitat Lichtenstein, O., Pnueli, A.: Checking that finite state concurrent programs satisfy their linear specification. In: Van Deusen, M., Galil, Z., Reid, B. (eds.) POPL, pp. 97–107. ACM Press, New York (1985) Lichtenstein, O., Pnueli, A.: Checking that finite state concurrent programs satisfy their linear specification. In: Van Deusen, M., Galil, Z., Reid, B. (eds.) POPL, pp. 97–107. ACM Press, New York (1985)
66.
Zurück zum Zitat Ludwig, M., Hustadt, U.: Implementing a fair monodic temporal logic prover. AI Commun. 23(2–3), 69–96 (2010)MathSciNetMATH Ludwig, M., Hustadt, U.: Implementing a fair monodic temporal logic prover. AI Commun. 23(2–3), 69–96 (2010)MathSciNetMATH
67.
Zurück zum Zitat Marques-Silva, J.: Computing minimally unsatisfiable subformulas: State of the art and future directions. Mult. Valued Log. Soft Comput. 19(1–3), 163–183 (2012)MathSciNet Marques-Silva, J.: Computing minimally unsatisfiable subformulas: State of the art and future directions. Mult. Valued Log. Soft Comput. 19(1–3), 163–183 (2012)MathSciNet
68.
Zurück zum Zitat Marques-Silva, J., Janota, M.: Computing minimal sets on propositional formulae i: problems & reductions. arXiv:1402.3011 [cs.LO] (2014) Marques-Silva, J., Janota, M.: Computing minimal sets on propositional formulae i: problems & reductions. arXiv:​1402.​3011 [cs.LO] (2014)
70.
Zurück zum Zitat Namjoshi, K.: An efficiently checkable, proof-based formulation of vacuity in model checking. In: Alur, R., Peled, D. (eds.) CAV, Springer, LNCS, vol. 3114, pp. 57–69 (2004) Namjoshi, K.: An efficiently checkable, proof-based formulation of vacuity in model checking. In: Alur, R., Peled, D. (eds.) CAV, Springer, LNCS, vol. 3114, pp. 57–69 (2004)
71.
Zurück zum Zitat Noël, P.: A transformation-based synthesis of temporal specifications. Form. Asp. Comput. 7(6), 587–619 (1995)CrossRefMATH Noël, P.: A transformation-based synthesis of temporal specifications. Form. Asp. Comput. 7(6), 587–619 (1995)CrossRefMATH
72.
Zurück zum Zitat Peled, D.: Software Reliability Methods. Texts in Computer Science. Springer, Berlin (2001)CrossRef Peled, D.: Software Reliability Methods. Texts in Computer Science. Springer, Berlin (2001)CrossRef
73.
Zurück zum Zitat Pesic, M., van der Aalst, W.: A declarative approach for flexible business processes management. In: Eder, J., Dustdar, S. (eds.) Business Process Management Workshops, Springer, LNCS, vol. 4103, pp. 169–180 (2006) Pesic, M., van der Aalst, W.: A declarative approach for flexible business processes management. In: Eder, J., Dustdar, S. (eds.) Business Process Management Workshops, Springer, LNCS, vol. 4103, pp. 169–180 (2006)
74.
Zurück zum Zitat Pill, I., Semprini, S., Cavada, R., Roveri, M., Bloem, R., Cimatti, A.: Formal analysis of hardware requirements. In: Sentovich, E. (ed.) DAC, ACM, pp. 821–826 (2006) Pill, I., Semprini, S., Cavada, R., Roveri, M., Bloem, R., Cimatti, A.: Formal analysis of hardware requirements. In: Sentovich, E. (ed.) DAC, ACM, pp. 821–826 (2006)
75.
76.
Zurück zum Zitat Purandare, M., Wahl, T., Kroening, D.: Strengthening properties using abstraction refinement. In: DATE, IEEE, pp. 1692–1697 (2009) Purandare, M., Wahl, T., Kroening, D.: Strengthening properties using abstraction refinement. In: DATE, IEEE, pp. 1692–1697 (2009)
77.
Zurück zum Zitat Raman, V., Kress-Gazit, H.: Analyzing unsynthesizable specifications for high-level robot behavior using LTLMoP. In: Gopalakrishnan, G., Qadeer, S. (eds.) CAV, Springer, LNCS, vol. 6806, pp. 663–668 (2011) Raman, V., Kress-Gazit, H.: Analyzing unsynthesizable specifications for high-level robot behavior using LTLMoP. In: Gopalakrishnan, G., Qadeer, S. (eds.) CAV, Springer, LNCS, vol. 6806, pp. 663–668 (2011)
78.
Zurück zum Zitat Rollini, S., Bruttomesso, R., Sharygina, N., Tsitovich, A.: Resolution proof transformation for compression and interpolation. Form. Methods Syst. Des. 45(1), 1–41 (2014)CrossRefMATH Rollini, S., Bruttomesso, R., Sharygina, N., Tsitovich, A.: Resolution proof transformation for compression and interpolation. Form. Methods Syst. Des. 45(1), 1–41 (2014)CrossRefMATH
79.
Zurück zum Zitat Rozier, K., Vardi, M.: LTL satisfiability checking. STTT 12(2), 123–137 (2010)CrossRef Rozier, K., Vardi, M.: LTL satisfiability checking. STTT 12(2), 123–137 (2010)CrossRef
80.
Zurück zum Zitat Schlobach, S., Cornet, R.: Non-standard reasoning services for the debugging of description logic terminologies. In: Gottlob, G., Walsh, T. (eds.) IJCAI, Morgan Kaufmann, pp. 355–362 (2003) Schlobach, S., Cornet, R.: Non-standard reasoning services for the debugging of description logic terminologies. In: Gottlob, G., Walsh, T. (eds.) IJCAI, Morgan Kaufmann, pp. 355–362 (2003)
82.
Zurück zum Zitat Schuppan, V.: Towards a notion of unsatisfiable and unrealizable cores for LTL. Sci. Comput. Program. 77(7–8), 908–939 (2012)CrossRefMATH Schuppan, V.: Towards a notion of unsatisfiable and unrealizable cores for LTL. Sci. Comput. Program. 77(7–8), 908–939 (2012)CrossRefMATH
83.
Zurück zum Zitat Schuppan, V.: Enhancing unsatisfiable cores for LTL with information on temporal relevance. In: Bortolussi, L., Wiklicky, H. (eds.) QAPL, EPTCS, vol. 117, pp. 49–65 (2013) Schuppan, V.: Enhancing unsatisfiable cores for LTL with information on temporal relevance. In: Bortolussi, L., Wiklicky, H. (eds.) QAPL, EPTCS, vol. 117, pp. 49–65 (2013)
84.
Zurück zum Zitat Schuppan, V.: Extracting unsatisfiable cores for LTL via temporal resolution. In: Sanchez, C., Venable, B., Zimanyi, E. (eds.) TIME, IEEE Computer Society, pp. 54–61 (2013) Schuppan, V.: Extracting unsatisfiable cores for LTL via temporal resolution. In: Sanchez, C., Venable, B., Zimanyi, E. (eds.) TIME, IEEE Computer Society, pp. 54–61 (2013)
85.
86.
Zurück zum Zitat Schuppan, V., Darmawan, L.: Evaluating LTL satisfiability solvers. In: Bultan, T., Hsiung, P. (eds.) ATVA, Springer, LNCS, vol. 6996, pp. 397–413 (2011) Schuppan, V., Darmawan, L.: Evaluating LTL satisfiability solvers. In: Bultan, T., Hsiung, P. (eds.) ATVA, Springer, LNCS, vol. 6996, pp. 397–413 (2011)
88.
Zurück zum Zitat Shlyakhter, I., Seater, R., Jackson, D., Sridharan, M., Taghdiri, M.: Debugging overconstrained declarative models using unsatisfiable cores. In: ASE, IEEE Computer Society, pp. 94–105 (2003) Shlyakhter, I., Seater, R., Jackson, D., Sridharan, M., Taghdiri, M.: Debugging overconstrained declarative models using unsatisfiable cores. In: ASE, IEEE Computer Society, pp. 94–105 (2003)
89.
Zurück zum Zitat Siek, J., Lee, L., Lumsdaine, A.: The Boost Graph Library—User Guide and Reference Manual. C++ in-depth series. Pearson/Prentice Hall, Englewood Cliffs (2002) Siek, J., Lee, L., Lumsdaine, A.: The Boost Graph Library—User Guide and Reference Manual. C++ in-depth series. Pearson/Prentice Hall, Englewood Cliffs (2002)
90.
Zurück zum Zitat Simmonds, J., Davies, J., Gurfinkel, A.: VaqTree: Efficient vacuity detection for bounded model checking. In: Misra, J., Nipkow, T., Sekerinski, E. (eds.) FM, Springer, LNCS, vol. 4085, tool presentation. http://fm06.mcmaster.ca/jocelyn.pdf (2006) Simmonds, J., Davies, J., Gurfinkel, A.: VaqTree: Efficient vacuity detection for bounded model checking. In: Misra, J., Nipkow, T., Sekerinski, E. (eds.) FM, Springer, LNCS, vol. 4085, tool presentation. http://​fm06.​mcmaster.​ca/​jocelyn.​pdf (2006)
91.
Zurück zum Zitat Simmonds, J., Davies, J., Gurfinkel, A., Chechik, M.: Exploiting resolution proofs to speed up LTL vacuity detection for BMC. STTT 12(5), 319–335 (2010)CrossRef Simmonds, J., Davies, J., Gurfinkel, A., Chechik, M.: Exploiting resolution proofs to speed up LTL vacuity detection for BMC. STTT 12(5), 319–335 (2010)CrossRef
93.
Zurück zum Zitat The VIS Group: VIS: A system for verification and synthesis. In: Alur, R., Henzinger, T. (eds.) CAV, Springer, LNCS, vol. 1102, pp. 428–432 (1996) The VIS Group: VIS: A system for verification and synthesis. In: Alur, R., Henzinger, T. (eds.) CAV, Springer, LNCS, vol. 1102, pp. 428–432 (1996)
94.
Zurück zum Zitat Torlak, E., Chang, F.S.H., Jackson, D.: Finding minimal unsatisfiable cores of declarative specifications. In: Cuéllar, J., Maibaum, T., Sere, K. (eds.) FM, Springer, LNCS, vol. 5014, pp. 326–341 (2008) Torlak, E., Chang, F.S.H., Jackson, D.: Finding minimal unsatisfiable cores of declarative specifications. In: Cuéllar, J., Maibaum, T., Sere, K. (eds.) FM, Springer, LNCS, vol. 5014, pp. 326–341 (2008)
95.
Zurück zum Zitat Van Gelder, A.: Extracting (easily) checkable proofs from a satisfiability solver that employs both preorder and postorder resolution, AI&M 24–2002. Seventh International Symposium on Artificial Intelligence and Mathematics, January 2–4, 2002, Fort Lauderdale, Florida (2002) Van Gelder, A.: Extracting (easily) checkable proofs from a satisfiability solver that employs both preorder and postorder resolution, AI&M 24–2002. Seventh International Symposium on Artificial Intelligence and Mathematics, January 2–4, 2002, Fort Lauderdale, Florida (2002)
96.
Zurück zum Zitat Whalley, D.: Automatic isolation of compiler errors. ACM Trans. Program. Lang. Syst. 16(5), 1648–1659 (1994)CrossRef Whalley, D.: Automatic isolation of compiler errors. ACM Trans. Program. Lang. Syst. 16(5), 1648–1659 (1994)CrossRef
97.
Zurück zum Zitat Zeller, A., Hildebrandt, R.: Simplifying and isolating failure-inducing input. IEEE Trans. Softw. Eng. 28(2), 183–200 (2002)CrossRef Zeller, A., Hildebrandt, R.: Simplifying and isolating failure-inducing input. IEEE Trans. Softw. Eng. 28(2), 183–200 (2002)CrossRef
98.
Zurück zum Zitat Zhang, L.: Searching for truth: techniques for satisfiability of Boolean formulas. PhD thesis, Department of Electrical Engineering, Princeton University (2003) Zhang, L.: Searching for truth: techniques for satisfiability of Boolean formulas. PhD thesis, Department of Electrical Engineering, Princeton University (2003)
99.
Zurück zum Zitat Zhang, L., Malik, S.: Validating SAT solvers using an independent resolution-based checker: Practical implementations and other applications. In: DATE, IEEE Computer Society, pp. 10880–10885 (2003) Zhang, L., Malik, S.: Validating SAT solvers using an independent resolution-based checker: Practical implementations and other applications. In: DATE, IEEE Computer Society, pp. 10880–10885 (2003)
Metadaten
Titel
Extracting unsatisfiable cores for LTL via temporal resolution
verfasst von
Viktor Schuppan
Publikationsdatum
01.04.2016
Verlag
Springer Berlin Heidelberg
Erschienen in
Acta Informatica / Ausgabe 3/2016
Print ISSN: 0001-5903
Elektronische ISSN: 1432-0525
DOI
https://doi.org/10.1007/s00236-015-0242-1

Premium Partner