Anzeige
Erschienen in:
2020 | OriginalPaper | Buchkapitel
High-Speed Inversion Using \(x^{4^{n}}\) Units
verfasst von : M. Kalaiarasi, V. R. Venkatasubramani, A. Christina Grace, S. Rajaram
Erschienen in: Advances in Communication Systems and Networks
Verlag: Springer Singapore
Aktivieren Sie unsere intelligente Suche, um passende Fachinhalte oder Patente zu finden.
Wählen Sie Textabschnitte aus um mit Künstlicher Intelligenz passenden Patente zu finden. powered by
Markieren Sie Textabschnitte, um KI-gestützt weitere passende Inhalte zu finden. powered by
Abstract
Inversion is a significant operation in ECC processors and is the most complex and time-consuming operation among operations like addition, subtraction and multiplication. Thus, proposing an algorithm and designing its architecture to compute inverse with minimum number of clock cycles are mandatory. In this brief, high-speed inversion of NIST recommended pentanomial \(\text {GF}(2^{163})\), based on traditional Itoh–Tsujii inversion algorithm (ITIA) is proposed. This proposed inversion algorithm is then implemented on FPGA Virtex-5 platforms to analyze its performance. This design minimizes the latency and, thereby, improves speed. The developed high-speed Itoh–Tsujii inversion algorithm HS-ITIA computes inversions in 18 clock cycles with maximum clock frequency 64.5 MHz, which thereby yields a rise in performance by 56%.