Skip to main content

2015 | OriginalPaper | Buchkapitel

Test-Data Generation for Testing Parallel Real-Time Systems

verfasst von : Muhammad Waqar Aziz, Syed Abdul Baqi Shah

Erschienen in: Testing Software and Systems

Verlag: Springer International Publishing

Aktivieren Sie unsere intelligente Suche, um passende Fachinhalte oder Patente zu finden.

search-config
loading …

Abstract

The Worst-Case Execution Time (WCET) of real-time systems is mainly influenced by the program design, its execution environment and the input data. To cover the last factor in the context of WCET estimation, the objective of this work is to generate the test-data that maximize the execution times of the parallel real-time systems. In this paper, a test-data generation technique is proposed that uses Genetic Algorithms to automatically generate the input data, to be used for testing of parallel real-time systems. The proposed technique was applied to a parallel embedded application – Stringsearch. The result was an analysis that took as input the parallel program and generated the test-data that cause maximal execution times. The generated test-data showed improvements by exercising long execution times in comparison to randomly generated input data.

Sie haben noch keine Lizenz? Dann Informieren Sie sich jetzt über unsere Produkte:

Springer Professional "Wirtschaft+Technik"

Online-Abonnement

Mit Springer Professional "Wirtschaft+Technik" erhalten Sie Zugriff auf:

  • über 102.000 Bücher
  • über 537 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Finance + Banking
  • Management + Führung
  • Marketing + Vertrieb
  • Maschinenbau + Werkstoffe
  • Versicherung + Risiko

Jetzt Wissensvorsprung sichern!

Springer Professional "Technik"

Online-Abonnement

Mit Springer Professional "Technik" erhalten Sie Zugriff auf:

  • über 67.000 Bücher
  • über 390 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Maschinenbau + Werkstoffe




 

Jetzt Wissensvorsprung sichern!

Springer Professional "Wirtschaft"

Online-Abonnement

Mit Springer Professional "Wirtschaft" erhalten Sie Zugriff auf:

  • über 67.000 Bücher
  • über 340 Zeitschriften

aus folgenden Fachgebieten:

  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Finance + Banking
  • Management + Führung
  • Marketing + Vertrieb
  • Versicherung + Risiko




Jetzt Wissensvorsprung sichern!

Fußnoten
1
Interested readers can visit our technical report for more configuration details, http://​bit.​ly/​1JqheNS.
 
Literatur
1.
Zurück zum Zitat Berg, C., Engblom, J., Wilhelm, R.: Requirements for and design of a processor with predictable timing. In: Design of Systems with Predictable Behaviour (2004) Berg, C., Engblom, J., Wilhelm, R.: Requirements for and design of a processor with predictable timing. In: Design of Systems with Predictable Behaviour (2004)
2.
Zurück zum Zitat Binkert, N., Beckmann, B., Black, G., Reinhardt, S.K., Saidi, A., Basu, A., Hestness, J., Hower, D.R., Krishna, T., Sardashti, S., et al.: The gem5 simulator. ACM SIGARCH Comput. Archit. News 39(2), 1–7 (2011)CrossRef Binkert, N., Beckmann, B., Black, G., Reinhardt, S.K., Saidi, A., Basu, A., Hestness, J., Hower, D.R., Krishna, T., Sardashti, S., et al.: The gem5 simulator. ACM SIGARCH Comput. Archit. News 39(2), 1–7 (2011)CrossRef
3.
Zurück zum Zitat Calandrino, J.M., Anderson, J.H., Baumberger, D.P.: A hybrid real-time scheduling approach for large-scale multicore platforms. In: 19th Euromicro Conference on Real-Time Systems, 2007, ECRTS 2007, pp. 247–258, IEEE (2007) Calandrino, J.M., Anderson, J.H., Baumberger, D.P.: A hybrid real-time scheduling approach for large-scale multicore platforms. In: 19th Euromicro Conference on Real-Time Systems, 2007, ECRTS 2007, pp. 247–258, IEEE (2007)
4.
Zurück zum Zitat Ding, Y., Zhang, W.: Multicore-aware code co-positioning to reduce wcet on dual-core processors with shared instruction caches. JCSE 6(1), 12–25 (2012) Ding, Y., Zhang, W.: Multicore-aware code co-positioning to reduce wcet on dual-core processors with shared instruction caches. JCSE 6(1), 12–25 (2012)
5.
Zurück zum Zitat Gross, H.G.: An evaluation of dynamic, optimisation-based worst-case execution time analysis. In: Proceedings of the International Conference on Information Technology: Prospects and Challenges in the 21st Century, Kathmandu, Nepal (2003) Gross, H.G.: An evaluation of dynamic, optimisation-based worst-case execution time analysis. In: Proceedings of the International Conference on Information Technology: Prospects and Challenges in the 21st Century, Kathmandu, Nepal (2003)
6.
Zurück zum Zitat Guan, N., Stigge, M., Yi, W., Yu, G.: Cache-aware scheduling and analysis for multicores. In: Proceedings of the Seventh ACM International Conference on Embedded Software, pp. 245–254, ACM (2009) Guan, N., Stigge, M., Yi, W., Yu, G.: Cache-aware scheduling and analysis for multicores. In: Proceedings of the Seventh ACM International Conference on Embedded Software, pp. 245–254, ACM (2009)
7.
Zurück zum Zitat Gustafsson, J., Betts, A., Ermedahl, A., Lisper, B.: The mälardalen wcet benchmarks: past, present and future. In: OASIcs-OpenAccess Series in Informatics, vol. 15, Schloss Dagstuhl-Leibniz-Zentrum fuer Informatik (2010) Gustafsson, J., Betts, A., Ermedahl, A., Lisper, B.: The mälardalen wcet benchmarks: past, present and future. In: OASIcs-OpenAccess Series in Informatics, vol. 15, Schloss Dagstuhl-Leibniz-Zentrum fuer Informatik (2010)
8.
Zurück zum Zitat Gustavsson, A., Ermedahl, A., Lisper, B., Pettersson, P.: Towards wcet analysis of multicore architectures using uppaal. In: OASIcs-OpenAccess Series in Informatics, vol. 15, Schloss Dagstuhl-Leibniz-Zentrum fuer Informatik (2010) Gustavsson, A., Ermedahl, A., Lisper, B., Pettersson, P.: Towards wcet analysis of multicore architectures using uppaal. In: OASIcs-OpenAccess Series in Informatics, vol. 15, Schloss Dagstuhl-Leibniz-Zentrum fuer Informatik (2010)
9.
Zurück zum Zitat Gustavsson, A., Gustafsson, J., Lisper, B.: Toward static timing analysis of parallel software. In: OASIcs-OpenAccess Series in Informatics, vol. 23, Schloss Dagstuhl-Leibniz-Zentrum fuer Informatik (2012) Gustavsson, A., Gustafsson, J., Lisper, B.: Toward static timing analysis of parallel software. In: OASIcs-OpenAccess Series in Informatics, vol. 23, Schloss Dagstuhl-Leibniz-Zentrum fuer Informatik (2012)
10.
Zurück zum Zitat Guthaus, M.R., Ringenberg, J.S., Ernst, D., Austin, T.M., Mudge, T., Brown, R.B.: Mibench: a free, commercially representative embedded benchmark suite. In: 2001 IEEE International Workshop on Workload Characterization 2001, WWC-4, pp. 3–14, IEEE (2001) Guthaus, M.R., Ringenberg, J.S., Ernst, D., Austin, T.M., Mudge, T., Brown, R.B.: Mibench: a free, commercially representative embedded benchmark suite. In: 2001 IEEE International Workshop on Workload Characterization 2001, WWC-4, pp. 3–14, IEEE (2001)
11.
Zurück zum Zitat Heckmann, R., Ferdinand, C.: Worst-case execution time prediction by static program analysis. In: 18th International Parallel and Distributed Processing Symposium (IPDPS 2004), pp. 26–30, IEEE Computer Society (2004) Heckmann, R., Ferdinand, C.: Worst-case execution time prediction by static program analysis. In: 18th International Parallel and Distributed Processing Symposium (IPDPS 2004), pp. 26–30, IEEE Computer Society (2004)
12.
Zurück zum Zitat Kästner, D., Schlickling, M., Pister, M., Cullmann, C., Gebhard, G., Heckmann, R., Ferdinand, C.: Meeting real-time requirements with multi-core processors. In: Ortmeier, F., Daniel, P. (eds.) SAFECOMP Workshops 2012. LNCS, vol. 7613, pp. 117–131. Springer, Heidelberg (2012) CrossRef Kästner, D., Schlickling, M., Pister, M., Cullmann, C., Gebhard, G., Heckmann, R., Ferdinand, C.: Meeting real-time requirements with multi-core processors. In: Ortmeier, F., Daniel, P. (eds.) SAFECOMP Workshops 2012. LNCS, vol. 7613, pp. 117–131. Springer, Heidelberg (2012) CrossRef
13.
Zurück zum Zitat Khan, U., Bate, I.: Wcet analysis of modern processors using multi-criteria optimisation. In: 2009 1st International Symposium on Search Based Software Engineering, pp. 103–112, IEEE (2009) Khan, U., Bate, I.: Wcet analysis of modern processors using multi-criteria optimisation. In: 2009 1st International Symposium on Search Based Software Engineering, pp. 103–112, IEEE (2009)
14.
Zurück zum Zitat Liang, Y., Iqbal, S.M.Z.: OpenMPBench-an open-source benchmark for multiprocessor based embedded systems. Ph.D. thesis, Master thesis report MCS-2010: 02, School of Computing, Blekinge Institute of Technology, Sweden (2010) Liang, Y., Iqbal, S.M.Z.: OpenMPBench-an open-source benchmark for multiprocessor based embedded systems. Ph.D. thesis, Master thesis report MCS-2010: 02, School of Computing, Blekinge Institute of Technology, Sweden (2010)
15.
Zurück zum Zitat Liang, Y., Ding, H., Mitra, T., Roychoudhury, A., Li, Y., Suhendra, V.: Timing analysis of concurrent programs running on shared cache multi-cores. Real-Time Syst. 48(6), 638–680 (2012)MATHCrossRef Liang, Y., Ding, H., Mitra, T., Roychoudhury, A., Li, Y., Suhendra, V.: Timing analysis of concurrent programs running on shared cache multi-cores. Real-Time Syst. 48(6), 638–680 (2012)MATHCrossRef
16.
Zurück zum Zitat Ozaktas, H., Rochange, C., Sainrat, P.: Automatic wcet analysis of real-time parallel applications. In: OASIcs-OpenAccess Series in Informatics, vol. 30, Schloss Dagstuhl-Leibniz-Zentrum fuer Informatik (2013) Ozaktas, H., Rochange, C., Sainrat, P.: Automatic wcet analysis of real-time parallel applications. In: OASIcs-OpenAccess Series in Informatics, vol. 30, Schloss Dagstuhl-Leibniz-Zentrum fuer Informatik (2013)
17.
Zurück zum Zitat Pitter, C., Schoeberl, M.: A real-time java chip-multiprocessor. ACM Trans. Embed. Comput. Syst. (TECS) 10(1), 9 (2010) Pitter, C., Schoeberl, M.: A real-time java chip-multiprocessor. ACM Trans. Embed. Comput. Syst. (TECS) 10(1), 9 (2010)
18.
Zurück zum Zitat Potop-Butucaru, D., Puaut, I., et al.: Integrated worst-case response time evaluation of multicore non-preemptive applications (2013) Potop-Butucaru, D., Puaut, I., et al.: Integrated worst-case response time evaluation of multicore non-preemptive applications (2013)
19.
Zurück zum Zitat Rochange, C., Bonenfant, A., Sainrat, P., Gerdes, M., Wolf, J., Ungerer, T., Petrov, Z., Mikulu, F.: Wcet analysis of a parallel 3D multigrid solver executed on the merasa multi-core. In: OASIcs-OpenAccess Series in Informatics, vol. 15, Schloss Dagstuhl-Leibniz-Zentrum fuer Informatik (2010) Rochange, C., Bonenfant, A., Sainrat, P., Gerdes, M., Wolf, J., Ungerer, T., Petrov, Z., Mikulu, F.: Wcet analysis of a parallel 3D multigrid solver executed on the merasa multi-core. In: OASIcs-OpenAccess Series in Informatics, vol. 15, Schloss Dagstuhl-Leibniz-Zentrum fuer Informatik (2010)
20.
Zurück zum Zitat Rosen, J., Andrei, A., Eles, P., Peng, Z.: Bus access optimization for predictable implementation of real-time applications on multiprocessor systems-on-chip. In: 28th IEEE International Real-Time Systems Symposium 2007, RTSS 2007, pp. 49–60, IEEE (2007) Rosen, J., Andrei, A., Eles, P., Peng, Z.: Bus access optimization for predictable implementation of real-time applications on multiprocessor systems-on-chip. In: 28th IEEE International Real-Time Systems Symposium 2007, RTSS 2007, pp. 49–60, IEEE (2007)
21.
Zurück zum Zitat Supercomputing, B.: Merasa: multicore execution of hard real-time applications supporting analyzability (2010) Supercomputing, B.: Merasa: multicore execution of hard real-time applications supporting analyzability (2010)
22.
Zurück zum Zitat Wegener, J., Mueller, F.: A comparison of static analysis and evolutionary testing for the verification of timing constraints. Real-Time Syst. 21(3), 241–268 (2001)MATHCrossRef Wegener, J., Mueller, F.: A comparison of static analysis and evolutionary testing for the verification of timing constraints. Real-Time Syst. 21(3), 241–268 (2001)MATHCrossRef
23.
Zurück zum Zitat Wegener, J., Sthamer, H., Jones, B.F., Eyres, D.E.: Testing real-time systems using genetic algorithms. Softw. Qual. J. 6(2), 127–135 (1997)CrossRef Wegener, J., Sthamer, H., Jones, B.F., Eyres, D.E.: Testing real-time systems using genetic algorithms. Softw. Qual. J. 6(2), 127–135 (1997)CrossRef
24.
Zurück zum Zitat Wilhelm, R., Engblom, J., Ermedahl, A., Holsti, N., Thesing, S., Whalley, D., Bernat, G., Ferdinand, C., Heckmann, R., Mitra, T., et al.: The worst-case execution-time problem–overview of methods and survey of tools. ACM Trans. Embed. Comput. Syst. (TECS) 7(3), 36 (2008) Wilhelm, R., Engblom, J., Ermedahl, A., Holsti, N., Thesing, S., Whalley, D., Bernat, G., Ferdinand, C., Heckmann, R., Mitra, T., et al.: The worst-case execution-time problem–overview of methods and survey of tools. ACM Trans. Embed. Comput. Syst. (TECS) 7(3), 36 (2008)
25.
Zurück zum Zitat Wu, L., Zhang, W.: Bounding worst-case execution time for multicore processors through model checking. In: Proceedings of 16th IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS 2010), Work-in-Progress Session, pp. 17–20 (2010) Wu, L., Zhang, W.: Bounding worst-case execution time for multicore processors through model checking. In: Proceedings of 16th IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS 2010), Work-in-Progress Session, pp. 17–20 (2010)
26.
Zurück zum Zitat Yan, J., Zhang, W.: Wcet analysis for multi-core processors with shared l2 instruction caches. In: IEEE Real-Time and Embedded Technology and Applications Symposium 2008, RTAS 2008, pp. 80–89, IEEE (2008) Yan, J., Zhang, W.: Wcet analysis for multi-core processors with shared l2 instruction caches. In: IEEE Real-Time and Embedded Technology and Applications Symposium 2008, RTAS 2008, pp. 80–89, IEEE (2008)
27.
Zurück zum Zitat Yip, E., Roop, P.S., Biglari-Abhari, M.: Predictable parallel programming using PRET-C. Faculty of Engineering, University of Auckland (2010) Yip, E., Roop, P.S., Biglari-Abhari, M.: Predictable parallel programming using PRET-C. Faculty of Engineering, University of Auckland (2010)
28.
Zurück zum Zitat Yip, E., Roop, P.S., Biglari-Abhari, M., Girault, A.: Programming and timing analysis of parallel programs on multicores. In: 2013 13th International Conference on Application of Concurrency to System Design (ACSD), pp. 160–169, IEEE (2013) Yip, E., Roop, P.S., Biglari-Abhari, M., Girault, A.: Programming and timing analysis of parallel programs on multicores. In: 2013 13th International Conference on Application of Concurrency to System Design (ACSD), pp. 160–169, IEEE (2013)
29.
Zurück zum Zitat Zhang, W., Yan, J.: Accurately estimating worst-case execution time for multi-core processors with shared direct-mapped instruction caches. In: 15th IEEE International Conference on Embedded and Real-Time Computing Systems and Applications 2009, RTCSA 2009, pp. 455–463, IEEE (2009) Zhang, W., Yan, J.: Accurately estimating worst-case execution time for multi-core processors with shared direct-mapped instruction caches. In: 15th IEEE International Conference on Embedded and Real-Time Computing Systems and Applications 2009, RTCSA 2009, pp. 455–463, IEEE (2009)
Metadaten
Titel
Test-Data Generation for Testing Parallel Real-Time Systems
verfasst von
Muhammad Waqar Aziz
Syed Abdul Baqi Shah
Copyright-Jahr
2015
DOI
https://doi.org/10.1007/978-3-319-25945-1_13

Premium Partner