Skip to main content

2016 | OriginalPaper | Buchkapitel

7. Networks of Memristors and Memristive Components

verfasst von : Ioannis Vourkas, Georgios Ch. Sirakoulis

Erschienen in: Memristor-Based Nanoelectronic Computing Circuits and Architectures

Verlag: Springer International Publishing

Aktivieren Sie unsere intelligente Suche, um passende Fachinhalte oder Patente zu finden.

search-config
loading …

Abstract

Memristors demonstrate a natural basis for computation that combines information processing and storage in the memory itself. A very powerful and promising memristor-based computing structure, which implements analog parallel computations, is the memristor network. In such structure there is continuous information exchange during calculations which renders a tremendous increase of computational power due to the massively parallel network dynamics. In this chapter we explore this computing concept via numerical and circuit simulations for the purpose of investigating the network dynamics, utilizing the well-documented physics of single devices and known network topologies. We address two of the probably most well-known inherently complex problems, in terms of computation time, i.e. the shortest path and the maze-solving problems, via computations in memristor networks. For these specific problems we further extend already proposed memristor network-based computing approaches by introducing certain modifications in the computing platform. Several scenarios are examined considering also the inclusion of devices with different switching characteristics in the same computation. Additionally, we address the appropriate mapping issue of graph-based computational problems via a novel modeling approach, which is based on specific circuit models describing several types of edges connecting the graph vertices. The emergence of new functionalities opens doors to exciting new computing concepts and encourages the development of parallel memristive computing systems.

Sie haben noch keine Lizenz? Dann Informieren Sie sich jetzt über unsere Produkte:

Springer Professional "Wirtschaft+Technik"

Online-Abonnement

Mit Springer Professional "Wirtschaft+Technik" erhalten Sie Zugriff auf:

  • über 102.000 Bücher
  • über 537 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Finance + Banking
  • Management + Führung
  • Marketing + Vertrieb
  • Maschinenbau + Werkstoffe
  • Versicherung + Risiko

Jetzt Wissensvorsprung sichern!

Springer Professional "Technik"

Online-Abonnement

Mit Springer Professional "Technik" erhalten Sie Zugriff auf:

  • über 67.000 Bücher
  • über 390 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Maschinenbau + Werkstoffe




 

Jetzt Wissensvorsprung sichern!

Literatur
1.
Zurück zum Zitat E.A. Vittoz, Future of analog in the VLSI environment, in IEEE Int. Symp. Circuits Syst. (ISCAS), New Orleans, LA, USA (1990) E.A. Vittoz, Future of analog in the VLSI environment, in IEEE Int. Symp. Circuits Syst. (ISCAS), New Orleans, LA, USA (1990)
2.
Zurück zum Zitat E. Linn, R. Rosezin, S. Tappertzhofen, U. Bottger, R. Waser, Beyond von Neumann-logic operations in passive crossbar arrays alongside memory operations, Nanotechnology 23, 305205 (2012) E. Linn, R. Rosezin, S. Tappertzhofen, U. Bottger, R. Waser, Beyond von Neumann-logic operations in passive crossbar arrays alongside memory operations, Nanotechnology 23, 305205 (2012)
3.
Zurück zum Zitat D. Stathis, I. Vourkas, G.C. Sirakoulis, Solving AI problems with memristors: a case study for optimal “bin packing”, in 18th Panhellenic Conference on Informatics (PCI), Athens, Greece (2014) D. Stathis, I. Vourkas, G.C. Sirakoulis, Solving AI problems with memristors: a case study for optimal “bin packing”, in 18th Panhellenic Conference on Informatics (PCI), Athens, Greece (2014)
4.
Zurück zum Zitat D.B. Strukov, G.S. Snider, D.R. Stewart, R.S. Williams, The missing memristor found. Nature 453, 80–83 (2008)CrossRef D.B. Strukov, G.S. Snider, D.R. Stewart, R.S. Williams, The missing memristor found. Nature 453, 80–83 (2008)CrossRef
5.
Zurück zum Zitat K.H. Kim, S. Gaba, D. Wheeler, J.M. Cruz-Albrecht, T. Hussain, N. Srinivasa, W. Lu, A functional hybrid memristor crossbar-array/CMOS system for data storage and neuromorphic applications. Nano Lett. 12(1), 389–395 (2012)CrossRef K.H. Kim, S. Gaba, D. Wheeler, J.M. Cruz-Albrecht, T. Hussain, N. Srinivasa, W. Lu, A functional hybrid memristor crossbar-array/CMOS system for data storage and neuromorphic applications. Nano Lett. 12(1), 389–395 (2012)CrossRef
6.
Zurück zum Zitat H. Kim, M.P. Sah, C. Yang, T. Roska, L.O. Chua, Neural synaptic weighting with a pulse-based memristor circuit. IEEE Trans. Circ. Syst. I Reg. Papers 59(1), 148–158 (2012)MathSciNetCrossRef H. Kim, M.P. Sah, C. Yang, T. Roska, L.O. Chua, Neural synaptic weighting with a pulse-based memristor circuit. IEEE Trans. Circ. Syst. I Reg. Papers 59(1), 148–158 (2012)MathSciNetCrossRef
7.
Zurück zum Zitat M. Di Ventra, Y.V. Pershin, The parallel approach. Nat. Phys. 9, 200–202 (2013)CrossRef M. Di Ventra, Y.V. Pershin, The parallel approach. Nat. Phys. 9, 200–202 (2013)CrossRef
8.
Zurück zum Zitat M. Di Ventra, Y.V. Pershin, L.O. Chua, Circuit elements with memory: memristors, memcapacitors and meminductors. IEEE Proc. 97(10), 1717–1724 (2009)CrossRef M. Di Ventra, Y.V. Pershin, L.O. Chua, Circuit elements with memory: memristors, memcapacitors and meminductors. IEEE Proc. 97(10), 1717–1724 (2009)CrossRef
9.
Zurück zum Zitat J.J. Yang, D.B. Strukov, D.R. Stewart, Memristive devices for computing. Nat. Nano. 8, 13–24 (2013)CrossRef J.J. Yang, D.B. Strukov, D.R. Stewart, Memristive devices for computing. Nat. Nano. 8, 13–24 (2013)CrossRef
10.
Zurück zum Zitat Y.V. Pershin, M. Di Ventra, Solving mazes with memristors: a massively parallel approach. Phys. Rev. E 84, 046703 (2011)CrossRef Y.V. Pershin, M. Di Ventra, Solving mazes with memristors: a massively parallel approach. Phys. Rev. E 84, 046703 (2011)CrossRef
11.
Zurück zum Zitat Y.V. Pershin, M. Di Ventra, Self-organization and solution of shortest-path optimization problems with memristive networks. Phys. Rev. E 88, 013305 (2013)CrossRef Y.V. Pershin, M. Di Ventra, Self-organization and solution of shortest-path optimization problems with memristive networks. Phys. Rev. E 88, 013305 (2013)CrossRef
12.
Zurück zum Zitat Y. Pershin, V. Slipko, M. Di Ventra, Complex dynamics and scale invariance of one-dimensional memristive networks, Phys. Rev. E 87, 022116 (2013) Y. Pershin, V. Slipko, M. Di Ventra, Complex dynamics and scale invariance of one-dimensional memristive networks, Phys. Rev. E 87, 022116 (2013)
13.
Zurück zum Zitat I. Vourkas, G.C. Sirakoulis, Study of memristive elements networks. J. Nano Res. 27, 5–14 (2014)CrossRef I. Vourkas, G.C. Sirakoulis, Study of memristive elements networks. J. Nano Res. 27, 5–14 (2014)CrossRef
14.
Zurück zum Zitat I. Vourkas, G.C. Sirakoulis, A novel design and modeling paradigm for memristor-based crossbar circuits. IEEE Trans. Nanotechnol. 11(6), 1151–1159 (2012)CrossRef I. Vourkas, G.C. Sirakoulis, A novel design and modeling paradigm for memristor-based crossbar circuits. IEEE Trans. Nanotechnol. 11(6), 1151–1159 (2012)CrossRef
15.
Zurück zum Zitat J. Borghetti, G.S. Snider, P.J. Kuekes, J.J. Yang, D.R. Stewart, R.S. Williams, Memristive switches enable ‘stateful’ logic operations via material implication. Nature 464(7290), 873–876 (2010)CrossRef J. Borghetti, G.S. Snider, P.J. Kuekes, J.J. Yang, D.R. Stewart, R.S. Williams, Memristive switches enable ‘stateful’ logic operations via material implication. Nature 464(7290), 873–876 (2010)CrossRef
16.
Zurück zum Zitat E. Lehtonen, J.H. Poikonen, M. Laiho, Implication logic synthesis methods for memristors, in IEEE Int. Symp. Circuits Syst. (ISCAS), Seoul, South Korea (2012) E. Lehtonen, J.H. Poikonen, M. Laiho, Implication logic synthesis methods for memristors, in IEEE Int. Symp. Circuits Syst. (ISCAS), Seoul, South Korea (2012)
17.
Zurück zum Zitat S. Kvatinsky, N. Wald, G. Satat, A. Kolodny, U.C. Weiser, E.G. Friedman, MRL—memristor ratioed logic, in 13th International Workshop on Cellular Nanoscale Networks and their Applicarions (CNNA), Turin, Italy (2012) S. Kvatinsky, N. Wald, G. Satat, A. Kolodny, U.C. Weiser, E.G. Friedman, MRL—memristor ratioed logic, in 13th International Workshop on Cellular Nanoscale Networks and their Applicarions (CNNA), Turin, Italy (2012)
18.
Zurück zum Zitat G. Papandroulidakis, I. Vourkas, N. Vasileiadis, G.C. Sirakoulis, Boolean logic operations and computing circuits based on memristors. IEEE Trans. Circuits Syst. II Expr. Briefs 61(12), 972–976 (2014)CrossRef G. Papandroulidakis, I. Vourkas, N. Vasileiadis, G.C. Sirakoulis, Boolean logic operations and computing circuits based on memristors. IEEE Trans. Circuits Syst. II Expr. Briefs 61(12), 972–976 (2014)CrossRef
19.
Zurück zum Zitat S. Kvatinsky, D. Belousov, S. Liman, G. Satat, N. Wald, E.G. Friedman, A. Kolodny, U.C. Weiser, MAGIC—Memristor Aided LoGIC. IEEE Trans. Circuits Syst. II Expr. Briefs 61(11), 895–899 (2014) S. Kvatinsky, D. Belousov, S. Liman, G. Satat, N. Wald, E.G. Friedman, A. Kolodny, U.C. Weiser, MAGIC—Memristor Aided LoGIC. IEEE Trans. Circuits Syst. II Expr. Briefs 61(11), 895–899 (2014)
20.
Zurück zum Zitat E. Lehtonen, M. Laiho, CNN using memristors for neighborhood connections, in 12th Internationl Workshop on Cellular Nanoscale Networks and their Applications (CNNA), Berkeley, CA (2010) E. Lehtonen, M. Laiho, CNN using memristors for neighborhood connections, in 12th Internationl Workshop on Cellular Nanoscale Networks and their Applications (CNNA), Berkeley, CA (2010)
21.
Zurück zum Zitat D. Stathis, I. Vourkas, G.C. Sirakoulis, Shortest Path Computing using Memristor-based Circuits and Cellular Automata, in 11th International Conference on Cellular Automata for Research and Industry (ACRI), Krakow, Poland (2014) D. Stathis, I. Vourkas, G.C. Sirakoulis, Shortest Path Computing using Memristor-based Circuits and Cellular Automata, in 11th International Conference on Cellular Automata for Research and Industry (ACRI), Krakow, Poland (2014)
22.
Zurück zum Zitat Y.V. Pershin, M. Di Ventra, Neuromorphic, digital and quantum computation with memory circuit elements. Proc. IEEE 100(6), 2071–2080 (2012)CrossRef Y.V. Pershin, M. Di Ventra, Neuromorphic, digital and quantum computation with memory circuit elements. Proc. IEEE 100(6), 2071–2080 (2012)CrossRef
23.
Zurück zum Zitat W. Zhao, D. Querlioz, J.O. Klein, D. Chabi, C. Chappert, Nanodevice-based novel computing paradigms and the neuromorphic approach, in IEEE Int. Symp. Circuits Syst. (ISCAS), Seoul, South Korea (2012) W. Zhao, D. Querlioz, J.O. Klein, D. Chabi, C. Chappert, Nanodevice-based novel computing paradigms and the neuromorphic approach, in IEEE Int. Symp. Circuits Syst. (ISCAS), Seoul, South Korea (2012)
24.
Zurück zum Zitat E. Neftci, J. Binas, U. Rutishauser, E. Chicca, G. Indiveri, R.J. Douglas, Synthesizing cognition in neuromorphic electronic systems, Proc. Nat. Acad. Sci. (PNAS), 110(37), E3468–E3476 (2013) E. Neftci, J. Binas, U. Rutishauser, E. Chicca, G. Indiveri, R.J. Douglas, Synthesizing cognition in neuromorphic electronic systems, Proc. Nat. Acad. Sci. (PNAS), 110(37), E3468–E3476 (2013)
25.
Zurück zum Zitat B.V. Benjamin, P. Gao, E. McQuinn, S. Choudhary, A.R. Chandrasekaran, J.-M. Bussat, R. Alvarez-Icaza, J.V. Arthur, P.A. Merolla, K. Boahen, Neurogrid: a mixed-analog-digital multichip system for large-scale neural simulations. IEEE Proc. 102(5), 699–716 (2014)CrossRef B.V. Benjamin, P. Gao, E. McQuinn, S. Choudhary, A.R. Chandrasekaran, J.-M. Bussat, R. Alvarez-Icaza, J.V. Arthur, P.A. Merolla, K. Boahen, Neurogrid: a mixed-analog-digital multichip system for large-scale neural simulations. IEEE Proc. 102(5), 699–716 (2014)CrossRef
26.
Zurück zum Zitat A. Basu, S. Ramakrishnan, C. Petre, S. Koziol, S. Brink, P.E. Hasler, Neural dynamics in reconfigurable silicon. IEEE Trans. Biomed. Circ. Syst. 4(5), 311–319 (2010)CrossRef A. Basu, S. Ramakrishnan, C. Petre, S. Koziol, S. Brink, P.E. Hasler, Neural dynamics in reconfigurable silicon. IEEE Trans. Biomed. Circ. Syst. 4(5), 311–319 (2010)CrossRef
27.
Zurück zum Zitat S. Koziol, S. Brink, J. Hasler, A neuromorphic approach to path planning using a reconfigurable neuron array IC. IEEE Trans. VLSI Syst. 22(12), 2724–2737 (2014)CrossRef S. Koziol, S. Brink, J. Hasler, A neuromorphic approach to path planning using a reconfigurable neuron array IC. IEEE Trans. VLSI Syst. 22(12), 2724–2737 (2014)CrossRef
28.
Zurück zum Zitat S. Brink, S. Nease, P. Hasler, S. Ramakrishnan, R. Wunderlich, A. Basu, B. Degnan, A learning-enabled neuron array IC based upon transistor channel models of biological phenomena. IEEE Trans. Biomed. Circ. Syst. 7(1), 71–81 (2013)CrossRef S. Brink, S. Nease, P. Hasler, S. Ramakrishnan, R. Wunderlich, A. Basu, B. Degnan, A learning-enabled neuron array IC based upon transistor channel models of biological phenomena. IEEE Trans. Biomed. Circ. Syst. 7(1), 71–81 (2013)CrossRef
29.
Zurück zum Zitat C.K.K. Lim, T. Prodromakis, computing motion with 3D memristive grid. arXiv:1303.3067 C.K.K. Lim, T. Prodromakis, computing motion with 3D memristive grid. arXiv:1303.3067
30.
Zurück zum Zitat F. Jiang and B.E. Shi, The memristive grid outperforms the resistive grid for edge preserving smoothing, in European Conference on Circuit Theory and Design (ECCTD), Antalya, Turkey (2009) F. Jiang and B.E. Shi, The memristive grid outperforms the resistive grid for edge preserving smoothing, in European Conference on Circuit Theory and Design (ECCTD), Antalya, Turkey (2009)
31.
Zurück zum Zitat C. Nakagaki, H. Yamada, A. Toth, Maze-solving by an amoeboid organism, Nature 407(470), 6803 (2000) C. Nakagaki, H. Yamada, A. Toth, Maze-solving by an amoeboid organism, Nature 407(470), 6803 (2000)
32.
Zurück zum Zitat I. Vourkas, D. Stathis, G.C. Sirakoulis, Massively parallel analog computing: Ariadne’s thread was made of memristors. IEEE Trans. Emerg. Top. Comput. (2015, in press). doi: 10.1109/TETC.2015.2420353 I. Vourkas, D. Stathis, G.C. Sirakoulis, Massively parallel analog computing: Ariadne’s thread was made of memristors. IEEE Trans. Emerg. Top. Comput. (2015, in press). doi: 10.​1109/​TETC.​2015.​2420353
33.
Zurück zum Zitat G. Ligang, F. Alibart, D.B. Strukov, Programmable CMOS/memristor threshold logic. IEEE Trans. Nanotechnol. 12(2), 115–119 (2013)CrossRef G. Ligang, F. Alibart, D.B. Strukov, Programmable CMOS/memristor threshold logic. IEEE Trans. Nanotechnol. 12(2), 115–119 (2013)CrossRef
34.
Zurück zum Zitat I. Vourkas, G.C. Sirakoulis, On the generalization of composite memristive network structures for computational analog/digital circuits and systems. Microelectron. J. 45(11), 1380–1391 (2014)CrossRef I. Vourkas, G.C. Sirakoulis, On the generalization of composite memristive network structures for computational analog/digital circuits and systems. Microelectron. J. 45(11), 1380–1391 (2014)CrossRef
35.
Zurück zum Zitat I. Vourkas, G.C. Sirakoulis, On the analog computational characteristics of memristive networks, in 20th IEEE International Conference on Electronics, Circuits and Systems (ICECS), Abu Dhabi (2013) I. Vourkas, G.C. Sirakoulis, On the analog computational characteristics of memristive networks, in 20th IEEE International Conference on Electronics, Circuits and Systems (ICECS), Abu Dhabi (2013)
37.
Zurück zum Zitat I. Vourkas, D. Stathis, G.C. Sirakoulis, XbarSim: an educational simulation tool for memristive crossbar-based circuits, in IEEE Int. Symp. Circuits Syst. (ISCAS), Lisbon, Portugal (2015) I. Vourkas, D. Stathis, G.C. Sirakoulis, XbarSim: an educational simulation tool for memristive crossbar-based circuits, in IEEE Int. Symp. Circuits Syst. (ISCAS), Lisbon, Portugal (2015)
38.
Zurück zum Zitat I. Vourkas, A. Batsos, G.C. Sirakoulis, SPICE modeling of nonlinear memristive behavior. Int. J. Circ. Theor. Appl. 43, 553–565 (2015) I. Vourkas, A. Batsos, G.C. Sirakoulis, SPICE modeling of nonlinear memristive behavior. Int. J. Circ. Theor. Appl. 43, 553–565 (2015)
39.
Zurück zum Zitat M.D. Pickett, D.B. Strukov, J.L. Borghetti, J.J. Yang, G.S. Snider, D.R. Stewart, R.S. Williams, Switching dynamics in titanium dioxide memristive devices. J. Appl. Phys. 106, 074508 (2009)CrossRef M.D. Pickett, D.B. Strukov, J.L. Borghetti, J.J. Yang, G.S. Snider, D.R. Stewart, R.S. Williams, Switching dynamics in titanium dioxide memristive devices. J. Appl. Phys. 106, 074508 (2009)CrossRef
41.
Zurück zum Zitat K. Ioannidis, G.C. Sirakoulis, I. Andreadis, A path planning method based on cellular automata for cooperative robots. Appl. Artif. Intell. 25(8), 721–745 (2011)CrossRef K. Ioannidis, G.C. Sirakoulis, I. Andreadis, A path planning method based on cellular automata for cooperative robots. Appl. Artif. Intell. 25(8), 721–745 (2011)CrossRef
42.
Zurück zum Zitat S. Golzari, M.R. Meybodi, A maze routing algorithm based on two dimensional cellular automata, in 7th International Conference on Cellular Automata for Research and Industry (ACRI), Perpignan, France (2006) S. Golzari, M.R. Meybodi, A maze routing algorithm based on two dimensional cellular automata, in 7th International Conference on Cellular Automata for Research and Industry (ACRI), Perpignan, France (2006)
43.
Zurück zum Zitat I. Vourkas, G.C. Sirakoulis, FPGA based cellular automata for environmental modeling, in 19th IEEE International Conference on Electronics, Circuits, and Systems (ICECS), Seville, Spain (2012) I. Vourkas, G.C. Sirakoulis, FPGA based cellular automata for environmental modeling, in 19th IEEE International Conference on Electronics, Circuits, and Systems (ICECS), Seville, Spain (2012)
44.
Zurück zum Zitat A.C. Torrezan, J.P. Strachan, G. Medeiros-Ribeiro, R.S. Williams, Sub-nanosecond switching of a tantalum oxide memristor. Nanotechnology 22(48), 485203 (2011)CrossRef A.C. Torrezan, J.P. Strachan, G. Medeiros-Ribeiro, R.S. Williams, Sub-nanosecond switching of a tantalum oxide memristor. Nanotechnology 22(48), 485203 (2011)CrossRef
45.
Zurück zum Zitat C. Sánchez-López, J. Mendoza-López, M.A. Carrasco-Aguilar, A floating analog memristor emulator circuit. IEEE Trans. Circuits Syst. II Expr. Briefs 61(5), 309–313 (2014)CrossRef C. Sánchez-López, J. Mendoza-López, M.A. Carrasco-Aguilar, A floating analog memristor emulator circuit. IEEE Trans. Circuits Syst. II Expr. Briefs 61(5), 309–313 (2014)CrossRef
46.
Zurück zum Zitat S. Russell, P. Norvig, Artificial Intelligence: A Modern Approach (Prentice-Hall, Englewood Cliffs, NJ, 2003)MATH S. Russell, P. Norvig, Artificial Intelligence: A Modern Approach (Prentice-Hall, Englewood Cliffs, NJ, 2003)MATH
Metadaten
Titel
Networks of Memristors and Memristive Components
verfasst von
Ioannis Vourkas
Georgios Ch. Sirakoulis
Copyright-Jahr
2016
DOI
https://doi.org/10.1007/978-3-319-22647-7_7

Neuer Inhalt