Skip to main content
Erschienen in: Microsystem Technologies 5/2019

26.05.2017 | Technical Paper

Novel design to improve band to band tunneling and gate induced drain leakages (GIDL) in cylindrical gate all around (GAA) MOSFET

verfasst von: Sonam Rewari, Vandana Nath, Subhasis Haldar, S. S. Deswal, R. S. Gupta

Erschienen in: Microsystem Technologies | Ausgabe 5/2019

Einloggen

Aktivieren Sie unsere intelligente Suche, um passende Fachinhalte oder Patente zu finden.

search-config
loading …

Abstract

In this paper a cylindrical Dual Metal (DM) Dielectric Engineered (DE) Gate All Around (GAA) MOSFET has been proposed to resolve a big issue of Gate Inducted Drain leakage (GIDL) current in cylindrical Gate All Around (GAA) MOSFET to enhance the device reliability. Dual Metal Dielectric Engineered Gate All Around (DMDEGAA) MOSFET has been compared with both cylindrical Dual Metal Gate All Around (DMGAA) MOSFET and cylindrical Gate All Around (GAA) MOSFET. DMDEGAA MOSFET has larger tunneling distance than other two devices which further reduces Band To Band Tunneling (BTBT). It reduces GIDL current over other devices directing immunity from the leakages along with higher Ion/Ioff ratio showing larger applicability for digital applications. DMDEGAA MOSFET shows Subthreshold Slope (SS) close to 60 mV/decade and has higher transconductance (gm), higher Transconductance Generation Factor (TGF), higher early voltage (VEA), lower channel resistance (Rch), higher Current Gain (CG) and higher Maximum Transducer Power Gain (MTPG) for improved analog performance. DMDEGAA MOSFET also poses higher Cut Off Frequency (fT), higher Frequency Transconductance Product (FTP) and lower Total Gate Capacitance (Cgg) showing its efficacy for high speed and high frequency applications.

Sie haben noch keine Lizenz? Dann Informieren Sie sich jetzt über unsere Produkte:

Springer Professional "Wirtschaft+Technik"

Online-Abonnement

Mit Springer Professional "Wirtschaft+Technik" erhalten Sie Zugriff auf:

  • über 102.000 Bücher
  • über 537 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Finance + Banking
  • Management + Führung
  • Marketing + Vertrieb
  • Maschinenbau + Werkstoffe
  • Versicherung + Risiko

Jetzt Wissensvorsprung sichern!

Springer Professional "Technik"

Online-Abonnement

Mit Springer Professional "Technik" erhalten Sie Zugriff auf:

  • über 67.000 Bücher
  • über 390 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Maschinenbau + Werkstoffe




 

Jetzt Wissensvorsprung sichern!

Literatur
Zurück zum Zitat Ana FN (2012) Suppression of gate induced drain leakage current (GIDL) by gate work function engineering: analysis and model. J Elect Devices 13:984–996 Ana FN (2012) Suppression of gate induced drain leakage current (GIDL) by gate work function engineering: analysis and model. J Elect Devices 13:984–996
Zurück zum Zitat ATLAS (2015) 3D device simulator, SILVACO international, 2015 ATLAS (2015) 3D device simulator, SILVACO international, 2015
Zurück zum Zitat Choi SJ, Moon DI, Kim S, Duarte JP, Choi YK (2011) Sensitivity of threshold voltage to nanowire width variation in junctionless transistors. IEEE Electron Device Lett 32:125–132CrossRef Choi SJ, Moon DI, Kim S, Duarte JP, Choi YK (2011) Sensitivity of threshold voltage to nanowire width variation in junctionless transistors. IEEE Electron Device Lett 32:125–132CrossRef
Zurück zum Zitat Gautam R, Saxena M, Gupta RS, Gupta M (2013) Gate All Around MOSFET with vacuum Gate dielectric for improved hot carrier reliablity and RF Perfromance. IEEE Trans Elect Dev 60:1820–1827CrossRef Gautam R, Saxena M, Gupta RS, Gupta M (2013) Gate All Around MOSFET with vacuum Gate dielectric for improved hot carrier reliablity and RF Perfromance. IEEE Trans Elect Dev 60:1820–1827CrossRef
Zurück zum Zitat Hang XR (2015) Insight into gate induced drain leakage in silicon nanowire Transistors. IEEE Tran Elect Device 62(1):213–219CrossRef Hang XR (2015) Insight into gate induced drain leakage in silicon nanowire Transistors. IEEE Tran Elect Device 62(1):213–219CrossRef
Zurück zum Zitat Kumar M, Haldar S, Gupta M, Gupta RS (2014) Impact of gate material engineering (GME) on analog/RF performance of nanowire Schottky-barrier gate all around (GAA) MOSFET for low power wireless applications: 3D T-CAD simulation. Microelectron J 45(11):1508–1514CrossRef Kumar M, Haldar S, Gupta M, Gupta RS (2014) Impact of gate material engineering (GME) on analog/RF performance of nanowire Schottky-barrier gate all around (GAA) MOSFET for low power wireless applications: 3D T-CAD simulation. Microelectron J 45(11):1508–1514CrossRef
Zurück zum Zitat Lin R, Lu Q, Ranade P, King TJ, Hu C (2002) Anadjustable work function technology using Mo gate for CMOS devices. IEEE Electron Dev Lett 23:49–51CrossRef Lin R, Lu Q, Ranade P, King TJ, Hu C (2002) Anadjustable work function technology using Mo gate for CMOS devices. IEEE Electron Dev Lett 23:49–51CrossRef
Zurück zum Zitat Manoj K, Haldar S, Gupta M, Gupta RS (2015) Asymmetrie vacuum gate dielectric schottky barrier gate all around MOSFET for ambipolarity reduction and improved hot carrier reliability. IEEE International Conference on Electronic Devices and Solid State Circuits (EDSSC), 1-4 June, 2015, Singapore Manoj K, Haldar S, Gupta M, Gupta RS (2015) Asymmetrie vacuum gate dielectric schottky barrier gate all around MOSFET for ambipolarity reduction and improved hot carrier reliability. IEEE International Conference on Electronic Devices and Solid State Circuits (EDSSC), 1-4 June, 2015, Singapore
Zurück zum Zitat Rewari S, Haldar S, Nath V, Deswal SS, Gupta RS (2016) Numerical modeling of subthreshold region of junctionless double surrounding gate MOSFET (JDSG). Superlattices Microstr J 90:8–19CrossRef Rewari S, Haldar S, Nath V, Deswal SS, Gupta RS (2016) Numerical modeling of subthreshold region of junctionless double surrounding gate MOSFET (JDSG). Superlattices Microstr J 90:8–19CrossRef
Zurück zum Zitat Semenov O, Pradzynski A, Sachdev M (2002) Impact of gate induced drain leakage on overall leakage of submicrometer CMOS VLSI circuits. IEEE Tran Semicond Manuf 15(1):9–17CrossRef Semenov O, Pradzynski A, Sachdev M (2002) Impact of gate induced drain leakage on overall leakage of submicrometer CMOS VLSI circuits. IEEE Tran Semicond Manuf 15(1):9–17CrossRef
Zurück zum Zitat Tiwari VA, Jaeger D, Schloze A, Nair DR (2014) Analysis of gate induced drain leakage mechanisms in silicon-germanium channel pFET. IEEE Tran Electron Device 61(5):1270–1277CrossRef Tiwari VA, Jaeger D, Schloze A, Nair DR (2014) Analysis of gate induced drain leakage mechanisms in silicon-germanium channel pFET. IEEE Tran Electron Device 61(5):1270–1277CrossRef
Metadaten
Titel
Novel design to improve band to band tunneling and gate induced drain leakages (GIDL) in cylindrical gate all around (GAA) MOSFET
verfasst von
Sonam Rewari
Vandana Nath
Subhasis Haldar
S. S. Deswal
R. S. Gupta
Publikationsdatum
26.05.2017
Verlag
Springer Berlin Heidelberg
Erschienen in
Microsystem Technologies / Ausgabe 5/2019
Print ISSN: 0946-7076
Elektronische ISSN: 1432-1858
DOI
https://doi.org/10.1007/s00542-017-3446-1

Weitere Artikel der Ausgabe 5/2019

Microsystem Technologies 5/2019 Zur Ausgabe

Neuer Inhalt