nach oben

Erschienen in:

2023 | OriginalPaper | Buchkapitel

Performance Comparison of MCML, PFSCL, and Dynamic CML Gates with Parametric Analysis in 45 nm CMOS Technology

verfasst von : M. Sivasakthi, P. Radhika

Erschienen in: Proceedings of Fourth International Conference on Communication, Computing and Electronics Systems

Verlag: Springer Nature Singapore

Einloggen

Aktivieren Sie unsere intelligente Suche, um passende Fachinhalte oder Patente zu finden.

search-config

KI-gestützte Suche

Aus

Abstract

In this survey, the comparison results of current mode logic styles such as MOS Current Mode Logic (MCML), Dynamic Current Mode Logic (DyCML), and Positive Feedback Source Coupled Logic (PFSCL) gate structures are analyzed. In this, MCML and PFSCL are static logic circuits. The dynamic logic uses a clock signal as one of the inputs. The simulation results are performed at a voltage of 1 V and a temperature of 27 °C. The values of power, propagation delay, and power delay product are obtained and analyzed using the Cadence Virtuoso tool. The power and the delay values are verified with Monte Carlo simulations using a histogram plot of 200 samples. The process variations for different corners are simulated and the parametric analysis with different temperatures are compared for the different topologies of current mode logic gates. From the comparison, it is clear that Dynamic CML provides high performance and operates in a low-power environment.

Sie haben noch keine Lizenz? Dann Informieren Sie sich jetzt über unsere Produkte:

Springer Professional "Wirtschaft+Technik"

Online-Abonnement

Mit Springer Professional "Wirtschaft+Technik" erhalten Sie Zugriff auf:

über 102.000 Bücher
über 537 Zeitschriften

aus folgenden Fachgebieten:

Automobil + Motoren
Bauwesen + Immobilien
Business IT + Informatik
Elektrotechnik + Elektronik
Energie + Nachhaltigkeit
Finance + Banking
Management + Führung
Marketing + Vertrieb
Maschinenbau + Werkstoffe
Versicherung + Risiko

Jetzt Wissensvorsprung sichern!

Jetzt informieren

Springer Professional "Technik"

Online-Abonnement

Mit Springer Professional "Technik" erhalten Sie Zugriff auf:

über 67.000 Bücher
über 390 Zeitschriften

aus folgenden Fachgebieten:

Automobil + Motoren
Bauwesen + Immobilien
Business IT + Informatik
Elektrotechnik + Elektronik
Energie + Nachhaltigkeit
Maschinenbau + Werkstoffe

Jetzt Wissensvorsprung sichern!

Jetzt informieren

Springer Professional "Wirtschaft"

Online-Abonnement

Mit Springer Professional "Wirtschaft" erhalten Sie Zugriff auf:

über 67.000 Bücher
über 340 Zeitschriften

aus folgenden Fachgebieten:

Bauwesen + Immobilien
Business IT + Informatik
Finance + Banking
Management + Führung
Marketing + Vertrieb
Versicherung + Risiko

Jetzt Wissensvorsprung sichern!

Jetzt informieren

Vorheriges Kapitel A Demand Management Planning System for a Meat Factory Based on the Predicted Market Price Under Indian Market Scenario

Nächstes Kapitel VANET Authentication with Privacy-Preserving Schemes—A Survey

Allstot DSC, Kiaei S, Shristawa M (1993) Folded source-coupled logic vs. CMOS static logic for low-noise mixed-signal ICs. IEEE Trans Circuits Sys 40:553–563. https://doi.org/10.1109/81.244904CrossRef

Kup BMJ, Dijkmans EC, Naus PJA, Sneep J (1991) A bit-stream digital-to-analog converter with 18-b resolution. IEEE J Solid-State Circuits 26(12):1757–1763. https://doi.org/10.1109/4.104166CrossRef

Yu J, Dai FF (2010) A 3-dimensional Vernier ring time-to-digital converter in 0.13µm CMOS. In: IEEE custom integrated circuits conference 2010, pp 1–4. https://doi.org/10.1109/CICC.2010.561743

Kiaei S, Chee SH, Allstot D (1990) CMOS source-coupled logic for mixed-mode VLSI. In: IEEE International symposium on circuits and systems, vol 2, pp 1608–1611. https://doi.org/10.1109/ISCAS.1990.112444

Caruso G, Macchiarella A (2008) Optimum design of two-level MCML gates. In: 2008 15th IEEE international conference on electronics, circuits and systems, pp 141–144. https://doi.org/10.1109/ICECS.2008.4674811

Musicer JM, Rabaey J (2000) MOS current mode logic for low power, low noise, CORDIC computation in mixed-signal environments. In: Proceedings of the 2000 international symposium of low power electronics and design, pp 102–107. https://doi.org/10.1145/344166.344532

Allam MW, Elmasry MI (2000) Dynamic current mode logic (DyCML), a new low-power high-performance logic family. In: Proceedings of the IEEE 2000 custom integrated circuits conference (Cat. No. 00CH37044), pp 421–424. https://doi.org/10.1109/CICC.2000.852699

Allam MW, Elmasry MI (2001) Dynamic current mode logic (DyCML): a new low-power high-performance logic style. IEEE J Solid-State Circuits 36(3):550–558. https://doi.org/10.1109/4.910495CrossRef

Alioto M, Pancioni L, Rocchi S, Vignoli V (2004) Modeling and evaluation of positive-feedback source-coupled logic. IEEE Trans Circuits Syst I Regul Pap 51(12):2345–2355. https://doi.org/10.1109/TCSI.2004.838149MathSciNetCrossRefMATH

10.

Alioto M, Pancioni L, Rocchi S, Vignoli V (2007) Power–delay–area–noise margin tradeoffs in positive-feedback MOS current-mode logic. IEEE Trans Circuits Syst I Regul Pap 54(9):1916–1928. https://doi.org/10.1109/TCSI.2007.904685CrossRef

11.

Gupta K, Pandey N, Gupta M (2020) Model and design of improved current mode logic gates. Springer, Singapore. https://doi.org/10.1007/978-981-15-0982-7

12.

Gupta K, Sridhar R, Chaudhary J, Pandey N, Gupta M (2011) Performance comparison of MCML and PFSCL gates in 0.18 μm CMOS technology. In: 2nd International conference on computer and communication technology (ICCCT-2011), pp 230–233. https://doi.org/10.1109/ICCCT.2011.6075165

13.

Hassan H, Anis M, Elmasry M (2005) MOS current-mode circuits: analysis, design, and variability. IEEE Trans Very Large Scale Integr (VLSI) Syst 13(8):885–898. https://doi.org/10.1109/TVLSI.2005.853609

14.

Alioto M, Palumbo G (2005) Model and design of bipolar and MOS current-mode logic: CML, ECL and SCL digital circuits. Kluwer Academic Publications

15.

Rabaey JM, Chandrakasan A, Nikolic B (2003) Digital integrated circuits, 2nd edn. Pearson Education

16.

Bansal M, Singh H, Sharma G (2021) A taxonomical review of multiplexer designs for electronic circuits and devices. J Electron Inf 02:77–88

Titel: Performance Comparison of MCML, PFSCL, and Dynamic CML Gates with Parametric Analysis in 45 nm CMOS Technology
verfasst von: M. Sivasakthi
P. Radhika
Verlag: Springer Nature Singapore
Buch: Proceedings of Fourth International Conference on Communication, Computing and Electronics Systems
Print ISBN: 978-981-19-7752-7

Electronic ISBN: 978-981-19-7753-4

Copyright-Jahr: 2023
DOI: https://doi.org/10.1007/978-981-19-7753-4_35

Springer Professional

Abstract

Bitte loggen Sie sich ein, um Zugang zu Ihrer Lizenz zu erhalten.

Sie haben noch keine Lizenz? Dann Informieren Sie sich jetzt über unsere Produkte:

Springer Professional "Wirtschaft+Technik"

Springer Professional "Technik"

Springer Professional "Wirtschaft"