Skip to main content
Fachgebiete
Automobil + Motoren Bauwesen + Immobilien Business IT + Informatik Elektrotechnik + Elektronik Energie + Nachhaltigkeit Finance + Banking Management + Führung Marketing + Vertrieb Maschinenbau + Werkstoffe Versicherung + Risiko
DE
EN
Themenseiten
Organisationspsychologie Projektmanagement Marketing Smart Manufacturing
Bücher
Zeitschriften
Weitere Formate
Podcasts Webinare Technik Webinare Wirtschaft Kongresse Veranstaltungskalender Awards
Jetzt Einzelzugang starten
Zugang für Unternehmen
Referenzkunden
MTZ-Fachkongress

Antriebe und Energiesysteme von morgen


Austausch von Automobil- und Energiewirtschaft

Am 14./15. Mai geht es in Chemnitz um die Mobilitätswende durch Elektro- und Wasserstofffahrzeuge.
Erweiterte Suche
Anmelden
nach oben
Erschienen in:
Challenges and Opportunities in VLSI for Systems Dependability Kapitel lesen Erstes Kapitel lesen

2019 | OriginalPaper | Buchkapitel

24. Responsive Multithreaded Processor for Hard Real-Time Robotic Applications

verfasst von : Nobuyuki Yamasaki, Hiroyuki Chishiro, Keigo Mizotani, Kikuo Wada

Erschienen in: VLSI Design and Test for Systems Dependability

Verlag: Springer Japan

Einloggen

Aktivieren Sie unsere intelligente Suche, um passende Fachinhalte oder Patente zu finden.

search-config
loading …

Abstract

Distributed real-time systems such as automated factories, space-crafts, and robots are generally built with a set of hardware and software components designed for specific control functions with time constraints. Various key technologies including real-time processing architecture, real-time communication, a DVFS (Dynamic Voltage and Frequency Scaling) mechanism, and a real-time operating system are required to build these applications. A humanoid robot, which the authors have chosen as an authors’ target application, requires a very small controller that consists of an SiP (System-in-Package), which is composed of an SoC (System-on-Chip), DRAMs, flash memories, and power units. In this chapter, the authors present the fundamental technology on dependable SoCs and SiPs for embedded real-time systems. In particular, D-RMTP (Dependable Responsive MultiThreaded Processor), real-time operating systems, and the co-design of SoC and SiP are introduced.

Sie haben noch keine Lizenz? Dann Informieren Sie sich jetzt über unsere Produkte:

Springer Professional "Wirtschaft+Technik"

Online-Abonnement

Mit Springer Professional "Wirtschaft+Technik" erhalten Sie Zugriff auf:

  • über 102.000 Bücher
  • über 537 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Finance + Banking
  • Management + Führung
  • Marketing + Vertrieb
  • Maschinenbau + Werkstoffe
  • Versicherung + Risiko

Jetzt Wissensvorsprung sichern!

Jetzt informieren

Springer Professional "Technik"

Online-Abonnement

Mit Springer Professional "Technik" erhalten Sie Zugriff auf:

  • über 67.000 Bücher
  • über 390 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Maschinenbau + Werkstoffe




 

Jetzt Wissensvorsprung sichern!

Jetzt informieren

Springer Professional "Wirtschaft"

Online-Abonnement

Mit Springer Professional "Wirtschaft" erhalten Sie Zugriff auf:

  • über 67.000 Bücher
  • über 340 Zeitschriften

aus folgenden Fachgebieten:

  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Finance + Banking
  • Management + Führung
  • Marketing + Vertrieb
  • Versicherung + Risiko




Jetzt Wissensvorsprung sichern!

Jetzt informieren
Vorheriges Kapitel Extended Dependable Air: Use of Satellites in Boosting Dependability of Public Wireless Communications
Nächstes Kapitel A Low-Latency DMR Architecture with Fast Checkpoint Recovery Scheme Using Simultaneously Copyable SRAM
Literatur
1.
L. Abeni, G. Buttazzo, Integrating multimedia applications in hard real-time systems, in Proceedings of the 19th IEEE Real-Time Systems Symposium (1998), pp. 4–13
2.
S.K. Baruah, M.E. Hickey, Competitive On-line Scheduling of Imprecise Computations. IEEE Trans. Comput. 47, 1027–1033 (1996)CrossRef
3.
H. Chishiro, A. Takeda, K. Funaoka, N. Yamasaki, Semi-fixed-priority scheduling: New priority assignment policy for practical imprecise computation, in Proceedings of the 16th IEEE International Conference on Embedded and Real-Time Computing Systems and Applications (2010), pp. 339–348
4.
H. Chishiro, N. Yamasaki, Global semi-fixed-priority scheduling on multiprocessors, in Proceedings of the 17th IEEE International Conference on Embedded and Real-Time Computing Systems and Applications (2011), pp. 218–223
5.
6.
Y. Fujita, S. Kato, N. Yamasaki, Real-time communication and admission control over responsive link, in The IASTED International Conference on Parallel and Distributed Computing and Networks (2008), pp. 131–138
7.
8.
B. Inagaki, N. Yamasaki, An IPC control mechanism for real-time system on a prioritized smt processor. IPSJ J. 51(12), 2206–2215 (2010)
9.
ISO 11898, Road vehicles—Interchange of digital information—Controller area network (CAN) for high-speed communication (1993)
10.
D. Li, H.C. Chang, H.K. Pyla, K.W. Cameron, System-level, Thermal-aware, Fully-loaded Process Scheduling, in Proceedings of the IEEE International Parallel and Distributed Processing Symposium (2008), pp. 1–7
11.
K. Lin, S. Natarajan, J. Liu, Imprecise results: Utilizing partial computations in real-time systems, in Proceedings of the 8th IEEE Real-Time Systems Symposium (1987), pp. 210–217
12.
C.L. Liu, J.W. Layland, Scheduling algorithms for multiprogramming in a hard real-time environment. J. ACM 20(1), 46–61 (1973)MathSciNetCrossRef
13.
J.M. Lopez, M. Garcia, J.L. Diaz, D.F. Garcia, Worst-case utilization bound for EDF scheduling on real-time multiprocessor systems, in Proceedings of the 12th Euromicro Conference on Real-Time Systems (2000), pp. 25–33
14.
K. Mizotani, Y. Hatori, Y. Kumura, M. Takasu, H. Chishiro, N. Yamasaki, An integration of imprecise computation model and real-time voltage and frequency scaling on responsive multithreaded processor. Int. J. Comput. Appl. 22(3), 127–135 (2015)
15.
I. Mizuuchi, Y. Nakanishi, Y. Sodeyama, Y. Namiki, T. Nishino, N. Muramatsu, J. Urata, K. Hongo, T. Yoshikai, M. Inaba, Advanced Musculoskeletal Humanoid Kojiro, in Proceedings of the 2007 IEEE-RAS International Conference on Humanoid Robots (2007), pp. 294–299
16.
D. Oh, T.P. Baker, Utilization Bounds for N-Processor Rate Monotone Scheduling with Static Processor Assignment. Real-Time Systems 15(2), 183–192 (1998)CrossRef
17.
J.K. Strosnider, J.P. Lehoczky, L. Sha, The deferrable server algorithm for enhanced aperiodic responsiveness in hard real-time environments. IEEE Trans. Comput. 44(1), 73–91 (1995)CrossRef
18.
K. Suito, R. Ueda, K. Fujii, T. Kogo, H. Matsutani, N. Yamasaki, Dependable Responsive Multithreaded Processor for Distributed Real-Time Systems. IEEE Micro 32(6), 52–61 (2012)CrossRef
19.
H. Takada, \(\upmu \) ITRON 4.0 Specification. TRON Institute (2004)
20.
D.M. Tullsen, S.J. Eggers, H.M. Levy, Simultaneous multithreading: maximizing on-chip parallelism, in Proceedings of the 22nd Annual International Symposium on Computer Architecture (1995), pp. 392–403
21.
R. Ueda, K. Fujii, H. Chishiro, H. Matsutani, N. Yamasaki, Implementation of ITRON specification OS for RMT processor. IPSJ J. 54(7), 1835–1848 (2013)
22.
23.
N. Yamasaki, Responsive link for distributed real-time processing, in Proceedings of the 10th International Workshop on Innovative Architecture for Future Generation High-Performance Processors and Systems (2007), pp. 20–29
24.
N. Yamasaki, I. Magaki, T. Itou, Prioritized SMT architecture with IPC control method for real-time processing (2007)
25.
T. Yamazaki, Y. Sogawa, R. Yoshino, K. Kata, I. Hazeyama, S. Kitajo, Real chip size three-dimensional stacked package. IEEE Trans. Adv. Packag. 28(3), 397–403 (2005)CrossRef
Metadaten
Titel
Responsive Multithreaded Processor for Hard Real-Time Robotic Applications
verfasst von
Nobuyuki Yamasaki
Hiroyuki Chishiro
Keigo Mizotani
Kikuo Wada
Copyright-Jahr
2019
Verlag
Springer Japan
Buch
VLSI Design and Test for Systems Dependability

Print ISBN: 978-4-431-56592-5

Electronic ISBN: 978-4-431-56594-9

Copyright-Jahr: 2019

DOI
https://doi.org/10.1007/978-4-431-56594-9_24

Neuer Inhalt

    Bildnachweise