Skip to main content

2016 | OriginalPaper | Buchkapitel

5. Switched-Capacitor Circuits

Aktivieren Sie unsere intelligente Suche, um passende Fachinhalte oder Patente zu finden.

search-config
loading …

Abstract

The elusive goal of the lossless charge transfer from one circuit node to another has been the main focus of analog sampled-data processing starting from the bucket brigade and CCD to switched-capacitor circuits. Opamp with capacitive feedback is the most accurate analog component that can sample and amplify signal with highest accuracy. Their voltage transfer accuracy is solely dependent upon the DC gain and nonlinearity of the opamp. The lossless voltage transfer regardless of the opamp gain and nonlinearity error is achievable by eliminating it right from its source in the analog domain. When applied to the pipelined ADC, the linearity performance can be enhanced by adaptively cancelling them based on the global zero-forcing LMS feedback. Two featured circuit concepts can be incorporated to implement error-free switched-capacitor amplifiers. An all-analog feedback self-trimming mechanism is shown to solve the classic opamp gain and nonlinearity problem by employing a single-parameter adaptation scheme.

Sie haben noch keine Lizenz? Dann Informieren Sie sich jetzt über unsere Produkte:

Springer Professional "Wirtschaft+Technik"

Online-Abonnement

Mit Springer Professional "Wirtschaft+Technik" erhalten Sie Zugriff auf:

  • über 102.000 Bücher
  • über 537 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Finance + Banking
  • Management + Führung
  • Marketing + Vertrieb
  • Maschinenbau + Werkstoffe
  • Versicherung + Risiko

Jetzt Wissensvorsprung sichern!

Springer Professional "Technik"

Online-Abonnement

Mit Springer Professional "Technik" erhalten Sie Zugriff auf:

  • über 67.000 Bücher
  • über 390 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Maschinenbau + Werkstoffe




 

Jetzt Wissensvorsprung sichern!

Literatur
1.
Zurück zum Zitat B. Song, M. Tompsett, K. Lakshmikumar, A 12-Bit 1-Msample/s capacitor error averaging pipelined A/D converter. IEEE J. Solid State Circuits SC-23, 1324–1333 (1988)CrossRef B. Song, M. Tompsett, K. Lakshmikumar, A 12-Bit 1-Msample/s capacitor error averaging pipelined A/D converter. IEEE J. Solid State Circuits SC-23, 1324–1333 (1988)CrossRef
2.
Zurück zum Zitat B. Song, S. Lee, M. Tompsett, A 10b 15MHz CMOS recycling two-step A/D converter. IEEE J. Solid State Circuits SC-25, 1328–1338 (1990)CrossRef B. Song, S. Lee, M. Tompsett, A 10b 15MHz CMOS recycling two-step A/D converter. IEEE J. Solid State Circuits SC-25, 1328–1338 (1990)CrossRef
3.
Zurück zum Zitat A. Ali, K. Nagaraj, Background calibration of operational amplifier gain error in pipelined A/D converters, IEEE Trans. Circuits Syst. II 50, 631–634 (2003) A. Ali, K. Nagaraj, Background calibration of operational amplifier gain error in pipelined A/D converters, IEEE Trans. Circuits Syst. II 50, 631–634 (2003)
4.
Zurück zum Zitat S. Sin, S. U, R. Martins, A novel low-voltage finite-gain compensation technique for high-speed reset- and switched-opamp circuits, in Proceedings of IEEE International Symposium on Circuits and Systems, May 2006, pp. 3794–3797 S. Sin, S. U, R. Martins, A novel low-voltage finite-gain compensation technique for high-speed reset- and switched-opamp circuits, in Proceedings of IEEE International Symposium on Circuits and Systems, May 2006, pp. 3794–3797
5.
Zurück zum Zitat A. Ali et al., A 16b 250MS/s IF-sampling pipelined ADC with background calibration. IEEE J. Solid State Circuits SC-45, 2602–2612 (2010)CrossRef A. Ali et al., A 16b 250MS/s IF-sampling pipelined ADC with background calibration. IEEE J. Solid State Circuits SC-45, 2602–2612 (2010)CrossRef
6.
Zurück zum Zitat B. Murmann, B. Boser, A 12 b 75 MS/s pipelined ADC using open-loop residue amplification. IEEE J. Solid State Circuits SC-38, 2040–2050 (2003)CrossRef B. Murmann, B. Boser, A 12 b 75 MS/s pipelined ADC using open-loop residue amplification. IEEE J. Solid State Circuits SC-38, 2040–2050 (2003)CrossRef
7.
Zurück zum Zitat J. Keane, P. Hurst, S. Lewis, Background interstage gain calibration technique for pipelined ADCs. IEEE Trans. Circuits Syst. I 52, 32–43 (2005)CrossRef J. Keane, P. Hurst, S. Lewis, Background interstage gain calibration technique for pipelined ADCs. IEEE Trans. Circuits Syst. I 52, 32–43 (2005)CrossRef
8.
Zurück zum Zitat A. Panigada, I. Galton, A 130 mW 100 MS/s pipelined ADC with 69dB SNDR enabled by digital harmonic distortion correction. IEEE J. Solid State Circuits SC-44, 3314–3328 (2009)CrossRef A. Panigada, I. Galton, A 130 mW 100 MS/s pipelined ADC with 69dB SNDR enabled by digital harmonic distortion correction. IEEE J. Solid State Circuits SC-44, 3314–3328 (2009)CrossRef
9.
Zurück zum Zitat Y. Miyahara, M. Sano, K. Koyama, T. Suzuki, K. Hamashita, B. Song, Adaptive cancellation of gain and nonlinearity errors in pipelined ADCs, in Digests of Technical Papers, IEEE International Solid-State Circuits Conference, Feb. 2013, pp. 282–283 Y. Miyahara, M. Sano, K. Koyama, T. Suzuki, K. Hamashita, B. Song, Adaptive cancellation of gain and nonlinearity errors in pipelined ADCs, in Digests of Technical Papers, IEEE International Solid-State Circuits Conference, Feb. 2013, pp. 282–283
10.
Zurück zum Zitat P. Li, M. Chin, P. Gray, R. Castello, A ratio-independent algorithmic analog-to-digital conversion technique. IEEE J. Solid State Circuits SC-19, 828–836 (1984)CrossRef P. Li, M. Chin, P. Gray, R. Castello, A ratio-independent algorithmic analog-to-digital conversion technique. IEEE J. Solid State Circuits SC-19, 828–836 (1984)CrossRef
11.
Zurück zum Zitat Y. Miyahara, M. Sano, K. Koyama, T. Suzuki, K. Hamashita, B. Song, A 14b 60MS/s pipelined ADC adaptively cancelling opamp gain and nonlinearity. IEEE J. Solid State Circuits 50, 416–425 (2014)CrossRef Y. Miyahara, M. Sano, K. Koyama, T. Suzuki, K. Hamashita, B. Song, A 14b 60MS/s pipelined ADC adaptively cancelling opamp gain and nonlinearity. IEEE J. Solid State Circuits 50, 416–425 (2014)CrossRef
12.
Zurück zum Zitat F. Bruccoleri, E. Klumperink, B. Nauta, Noise cancelling in wideband CMOS LNAs, in Digest of Technical Papers, IEEE International Solid-State Circuits Conference, Feb. 2002, pp. 406–407 F. Bruccoleri, E. Klumperink, B. Nauta, Noise cancelling in wideband CMOS LNAs, in Digest of Technical Papers, IEEE International Solid-State Circuits Conference, Feb. 2002, pp. 406–407
13.
Zurück zum Zitat I. Mehr, L. Singer, A 55-mW, 10-bit, 40-Msample/s Nyquist-rate CMOS ADC. IEEE J. Solid State Circuits SC-35(3), 318–325 (2000)CrossRef I. Mehr, L. Singer, A 55-mW, 10-bit, 40-Msample/s Nyquist-rate CMOS ADC. IEEE J. Solid State Circuits SC-35(3), 318–325 (2000)CrossRef
14.
Zurück zum Zitat T. Brooks, D. Robertson, D. Kelly, A. Del Muro, S. Harston, A Cascaded sigma-delta pipeline A/D converter with 1.25-MHz signal bandwidth and 89dB SNR. IEEE J. Solid State Circuits SC-32, 1896–1906 (1997)CrossRef T. Brooks, D. Robertson, D. Kelly, A. Del Muro, S. Harston, A Cascaded sigma-delta pipeline A/D converter with 1.25-MHz signal bandwidth and 89dB SNR. IEEE J. Solid State Circuits SC-32, 1896–1906 (1997)CrossRef
15.
Zurück zum Zitat A. Abo, P. Gray, A 1.5-V, 10-bit, 14.3-MS/s CMOS pipelined analog-to-digital converter. IEEE J. Solid State Circuits SC-34, 599–606 (1999)CrossRef A. Abo, P. Gray, A 1.5-V, 10-bit, 14.3-MS/s CMOS pipelined analog-to-digital converter. IEEE J. Solid State Circuits SC-34, 599–606 (1999)CrossRef
Metadaten
Titel
Switched-Capacitor Circuits
verfasst von
Bang-Sup Song
Copyright-Jahr
2016
DOI
https://doi.org/10.1007/978-3-319-27921-3_5

Neuer Inhalt