Anzeige
Erschienen in:
2011 | OriginalPaper | Buchkapitel
Chip Planning
verfasst von : Andrew B. Kahng, Jens Lienig, Igor L. Markov, Jin Hu
Erschienen in: VLSI Physical Design: From Graph Partitioning to Timing Closure
Verlag: Springer Netherlands
Aktivieren Sie unsere intelligente Suche, um passende Fachinhalte oder Patente zu finden.
Wählen Sie Textabschnitte aus um mit Künstlicher Intelligenz passenden Patente zu finden. powered by
Markieren Sie Textabschnitte, um KI-gestützt weitere passende Inhalte zu finden. powered by
Chip planning
deals with large modules such as caches, embedded memories, and intellectual property (IP) cores that have known areas, fixed or changeable shapes, and possibly fixed locations. When modules are not clearly specified, chip planning relies on
netlist partitioning
(Chap. 2) to identify such modules in large designs. Assigning shapes and locations to circuit modules during chip planning produces
blocks
, and enables early estimates of interconnect length, circuit delay and chip performance. Such early analysis can identify modules that need improvement. Chip planning consists of three major stages (1)
floorplanning
, (2)
pin assignment
, and (3)
power planning
.