Skip to main content
Erschienen in: Theory of Computing Systems 4/2013

01.11.2013

Compact DSOP and Partial DSOP Forms

verfasst von: Anna Bernasconi, Valentina Ciriani, Fabrizio Luccio, Linda Pagli

Erschienen in: Theory of Computing Systems | Ausgabe 4/2013

Einloggen

Aktivieren Sie unsere intelligente Suche, um passende Fachinhalte oder Patente zu finden.

search-config
loading …

Abstract

Given a Boolean function f on n variables, a Disjoint Sum-of-Products (DSOP) of f is a set of products (ANDs) of subsets of literals whose sum (OR) equals f, such that no two products cover the same minterm of f. DSOP forms are a special instance of partial DSOPs, i.e. the general case where a subset of minterms must be covered exactly once and the other minterms (typically corresponding to don’t care conditions of f) can be covered any number of times. We discuss finding DSOPs and partial DSOPs with a minimal number of products, a problem theoretically connected with various properties of Boolean functions and practically relevant in the synthesis of digital circuits. Finding an absolute minimum is hard, in fact we prove that the problem of absolute minimization of partial DSOPs is NP-hard. Therefore it is crucial to devise a polynomial time heuristic that compares favorably with the known minimization tools. To this end we develop a further piece of theory starting from the definition of the weight of a cube c as a functions of the number of fragments induced on other cubes by the selection of c, and show how cube weights can be exploited for building a class of minimization heuristics for DSOP and partial DSOP synthesis. A set of experiments conducted on major benchmark functions show that our method, with a family of variants, always generates better results than the ones of previous heuristics, including the method based on a BDD representation of f.

Sie haben noch keine Lizenz? Dann Informieren Sie sich jetzt über unsere Produkte:

Springer Professional "Wirtschaft+Technik"

Online-Abonnement

Mit Springer Professional "Wirtschaft+Technik" erhalten Sie Zugriff auf:

  • über 102.000 Bücher
  • über 537 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Finance + Banking
  • Management + Führung
  • Marketing + Vertrieb
  • Maschinenbau + Werkstoffe
  • Versicherung + Risiko

Jetzt Wissensvorsprung sichern!

Springer Professional "Wirtschaft"

Online-Abonnement

Mit Springer Professional "Wirtschaft" erhalten Sie Zugriff auf:

  • über 67.000 Bücher
  • über 340 Zeitschriften

aus folgenden Fachgebieten:

  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Finance + Banking
  • Management + Führung
  • Marketing + Vertrieb
  • Versicherung + Risiko




Jetzt Wissensvorsprung sichern!

Springer Professional "Technik"

Online-Abonnement

Mit Springer Professional "Technik" erhalten Sie Zugriff auf:

  • über 67.000 Bücher
  • über 390 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Maschinenbau + Werkstoffe




 

Jetzt Wissensvorsprung sichern!

Fußnoten
1
The minimal exact cover problem is as follows: given a family of subsets S of a set U and a positive integer k, is there a subset family TS such that the subsets in T are k in number, are disjoint, and their union is the entire set U? The minimal exact cover is NP-hard since it can be easily reduced by the “exact cover problem” introduced by Karp in 1972 [11] setting k to the cardinality of U.
 
2
An alternative reduction from Circuit SAT has been proposed in [20].
 
3
The characteristic vector of a set A⊆{1,2,…,n} is the n-bit vector whose ith bit is 1 if and only if iA.
 
Literatur
1.
Zurück zum Zitat Ahmad, S., Mahapatra, R.: TCAM enabled on-chip logic minimization. In: Proc. 42nd Design Automation Conference (DAC), pp. 678–683 (2005) Ahmad, S., Mahapatra, R.: TCAM enabled on-chip logic minimization. In: Proc. 42nd Design Automation Conference (DAC), pp. 678–683 (2005)
2.
Zurück zum Zitat Allender, E., Hellerstein, L., McCabe, P., Pitassi, T., Saks, M.E.: Minimizing disjunctive normal form formulas and AC0 circuits given a truth table. SIAM J. Comput. 38(1), 63–84 (2008) MathSciNetMATHCrossRef Allender, E., Hellerstein, L., McCabe, P., Pitassi, T., Saks, M.E.: Minimizing disjunctive normal form formulas and AC0 circuits given a truth table. SIAM J. Comput. 38(1), 63–84 (2008) MathSciNetMATHCrossRef
3.
Zurück zum Zitat Balasubramanian, P., Edwards, D.A.: Self-timed realization of combinational logic. In: Proc. 19th International Workshop on Logic and Synthesis (IWLS) (2010) Balasubramanian, P., Edwards, D.A.: Self-timed realization of combinational logic. In: Proc. 19th International Workshop on Logic and Synthesis (IWLS) (2010)
4.
Zurück zum Zitat Czort, S.: The complexity of minimizing disjunctive normal form formulas. Master’s thesis, University of Aarhus (1999) Czort, S.: The complexity of minimizing disjunctive normal form formulas. Master’s thesis, University of Aarhus (1999)
5.
Zurück zum Zitat Drechsler, N., Hilgemeier, M., Fey, G., Drechsler, R.: Disjoint sum of product minimization by evolutionary algorithms. In: Proc. EvoWorkshops, pp. 198–207 (2004) Drechsler, N., Hilgemeier, M., Fey, G., Drechsler, R.: Disjoint sum of product minimization by evolutionary algorithms. In: Proc. EvoWorkshops, pp. 198–207 (2004)
6.
Zurück zum Zitat Falkovsky, B.J., Chang, C.H.: Paired Haar spectra computation through operations on disjoint cubes. IEEE Proc. Circuits Devices, Syst. 117–123 (1999) Falkovsky, B.J., Chang, C.H.: Paired Haar spectra computation through operations on disjoint cubes. IEEE Proc. Circuits Devices, Syst. 117–123 (1999)
7.
Zurück zum Zitat Falkovsky, B.J., Schäfer, I., Chang, C.H.: An effective computer algorithm for the calculation of disjoint cube representation of Boolean functions. In: Proc. IEEE International Midwest Symp. on Circuits and Systems, pp. 1308–1311 (1993) Falkovsky, B.J., Schäfer, I., Chang, C.H.: An effective computer algorithm for the calculation of disjoint cube representation of Boolean functions. In: Proc. IEEE International Midwest Symp. on Circuits and Systems, pp. 1308–1311 (1993)
8.
Zurück zum Zitat Fey, G., Drechsler, R.: Utilizing BDDs for disjoint SOP minimization. In: Proc. IEEE International Midwest Symp. on Circuits and Systems 2, pp. 306–309 (2002) Fey, G., Drechsler, R.: Utilizing BDDs for disjoint SOP minimization. In: Proc. IEEE International Midwest Symp. on Circuits and Systems 2, pp. 306–309 (2002)
9.
Zurück zum Zitat Garey, M.R., Johnson, D.S.: Computer and Intractability: A Guide to the Theory of NP-Completeness. Freeman, San Francisco (1979) Garey, M.R., Johnson, D.S.: Computer and Intractability: A Guide to the Theory of NP-Completeness. Freeman, San Francisco (1979)
10.
Zurück zum Zitat Hong, S.J., Cain, R.G., Ostapko, D.L.: MINI: A heuristic approach for logic minimization. IBM J. Res. Dev. 18(5), 443–458 (1974) MathSciNetMATHCrossRef Hong, S.J., Cain, R.G., Ostapko, D.L.: MINI: A heuristic approach for logic minimization. IBM J. Res. Dev. 18(5), 443–458 (1974) MathSciNetMATHCrossRef
11.
Zurück zum Zitat Karp, R.M.: Reducibility among combinatorial problems. In: Miller, R.E., Thatcher, J.W. (eds.) Complexity of Computer Computations, pp. 85–103. Plenum Press, New York (1972) CrossRef Karp, R.M.: Reducibility among combinatorial problems. In: Miller, R.E., Thatcher, J.W. (eds.) Complexity of Computer Computations, pp. 85–103. Plenum Press, New York (1972) CrossRef
12.
Zurück zum Zitat Lemberski, I., Fis̆er, P.: Multi-level implementation of asynchronous logic using two-level nodes. In: Proc. 4th IFAC Workshop on Discrete-Event System Design, pp. 213–218 (2009) Lemberski, I., Fis̆er, P.: Multi-level implementation of asynchronous logic using two-level nodes. In: Proc. 4th IFAC Workshop on Discrete-Event System Design, pp. 213–218 (2009)
13.
Zurück zum Zitat Lemberski, I., Fis̆er, P.: Asynchronous two-level logic of reduced cost. In: Proc. of 12th IEEE Symposium on Design and Diagnostics of Electronic Systems, pp. 68–73 (2009) Lemberski, I., Fis̆er, P.: Asynchronous two-level logic of reduced cost. In: Proc. of 12th IEEE Symposium on Design and Diagnostics of Electronic Systems, pp. 68–73 (2009)
14.
Zurück zum Zitat Sasao, T.: EXMIN2: a simplification algorithm for exclusive-OR-sum-of-products expression for multiple-valued-input two-valued-output functions. IEEE Trans. Comput.-Aided Des. 12, 621–632 (1993) CrossRef Sasao, T.: EXMIN2: a simplification algorithm for exclusive-OR-sum-of-products expression for multiple-valued-input two-valued-output functions. IEEE Trans. Comput.-Aided Des. 12, 621–632 (1993) CrossRef
15.
Zurück zum Zitat Sasao, T.: A design method for AND-OR-EXOR three-level networks. In: Proc. ACM/IEEE International Workshop on Logic Synthesis, pp. 8:11–8:20 (1995) Sasao, T.: A design method for AND-OR-EXOR three-level networks. In: Proc. ACM/IEEE International Workshop on Logic Synthesis, pp. 8:11–8:20 (1995)
16.
17.
Zurück zum Zitat Sasao, T., Nakahara, H.: Implementations of reconfigurable logic arrays on FPGAs. In: Proc. International Conference on Field-Programmable Technology (ICFPT), pp. 217–223 (2007) Sasao, T., Nakahara, H.: Implementations of reconfigurable logic arrays on FPGAs. In: Proc. International Conference on Field-Programmable Technology (ICFPT), pp. 217–223 (2007)
18.
Zurück zum Zitat Shivakumaraiah, L., Thornton, M.: Computation of disjoint cube representation using a maximal binate variable heuristic. In: Proc. Southeastern Symp. on System Theory, pp. 417–421 (2002) Shivakumaraiah, L., Thornton, M.: Computation of disjoint cube representation using a maximal binate variable heuristic. In: Proc. Southeastern Symp. on System Theory, pp. 417–421 (2002)
19.
Zurück zum Zitat Thornton, M.A., Drechsler, R., Miller, D.M.: Spectral Techniques in VLSI CAD. Kluwer Academic, Dordrecht (2001) CrossRef Thornton, M.A., Drechsler, R., Miller, D.M.: Spectral Techniques in VLSI CAD. Kluwer Academic, Dordrecht (2001) CrossRef
20.
Zurück zum Zitat Umans, C., Villa, T., Sangiovanni-Vincentelli, A.L.: Complexity of two-level logic minimization. IEEE Trans. Comput.-Aided Des. 25(7), 1230–1246 (2006) CrossRef Umans, C., Villa, T., Sangiovanni-Vincentelli, A.L.: Complexity of two-level logic minimization. IEEE Trans. Comput.-Aided Des. 25(7), 1230–1246 (2006) CrossRef
Metadaten
Titel
Compact DSOP and Partial DSOP Forms
verfasst von
Anna Bernasconi
Valentina Ciriani
Fabrizio Luccio
Linda Pagli
Publikationsdatum
01.11.2013
Verlag
Springer US
Erschienen in
Theory of Computing Systems / Ausgabe 4/2013
Print ISSN: 1432-4350
Elektronische ISSN: 1433-0490
DOI
https://doi.org/10.1007/s00224-013-9447-2

Weitere Artikel der Ausgabe 4/2013

Theory of Computing Systems 4/2013 Zur Ausgabe

OriginalPaper

Sofic Tree-Shifts

Premium Partner