Skip to main content
Fachgebiete
Automobil + Motoren Bauwesen + Immobilien Business IT + Informatik Elektrotechnik + Elektronik Energie + Nachhaltigkeit Finance + Banking Management + Führung Marketing + Vertrieb Maschinenbau + Werkstoffe Versicherung + Risiko
DE
EN
Themenseiten
Organisationspsychologie Projektmanagement Marketing Smart Manufacturing
Bücher
Zeitschriften
Weitere Formate
Podcasts Webinare Technik Webinare Wirtschaft Kongresse Veranstaltungskalender Awards
Jetzt Einzelzugang starten
Zugang für Unternehmen
Referenzkunden
MTZ-Fachkongress

Antriebe und Energiesysteme von morgen


Austausch von Automobil- und Energiewirtschaft

Am 14./15. Mai geht es in Chemnitz um die Mobilitätswende durch Elektro- und Wasserstofffahrzeuge.
Erweiterte Suche
Anmelden
nach oben
Erschienen in:
LMS-Based Digital Assisting for Data Converters Kapitel lesen Erstes Kapitel lesen

2010 | OriginalPaper | Buchkapitel

5. DAC Correction and Flexibility, Classification, New Methods and Designs

verfasst von : Georgi Radulov, Patrick Quinn, Hans Hegt, Arthur van Roermund

Erschienen in: Analog Circuit Design

Verlag: Springer Netherlands

Einloggen

Aktivieren Sie unsere intelligente Suche, um passende Fachinhalte oder Patente zu finden.

search-config
loading …

Abstract

This paper classifies correction methods for current-steering Digital-to-Analog Converters (DACs), with an emphasis on self-calibration. Based on this classification, missing methods are identified. Three new DAC correction methods are proposed that can fill in these gaps: high-level mapping, suppression of HD, and calibration of binary currents. All three of them are based on parallel sub-DACs. The paper also proposes to further exploit the advantages of using such parallel sub-DACs to achieve flexibility. Two test-chip implementations in 250 and 180 nm CMOS validate the proposed concepts.

Sie haben noch keine Lizenz? Dann Informieren Sie sich jetzt über unsere Produkte:

Springer Professional "Wirtschaft+Technik"

Online-Abonnement

Mit Springer Professional "Wirtschaft+Technik" erhalten Sie Zugriff auf:

  • über 102.000 Bücher
  • über 537 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Finance + Banking
  • Management + Führung
  • Marketing + Vertrieb
  • Maschinenbau + Werkstoffe
  • Versicherung + Risiko

Jetzt Wissensvorsprung sichern!

Jetzt informieren

Springer Professional "Technik"

Online-Abonnement

Mit Springer Professional "Technik" erhalten Sie Zugriff auf:

  • über 67.000 Bücher
  • über 390 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Maschinenbau + Werkstoffe




 

Jetzt Wissensvorsprung sichern!

Jetzt informieren
Vorheriges Kapitel A Signal Processing View on Time-Interleaved ADCS
Nächstes Kapitel Smart CMOS Current-Steering D/A-Converters for Embedded Applications
Literatur
1.
A. R. Bugeja, B. S. Song, P. L. Rakers, and S. F. Gillig, “A 14-b, 100-MS/s CMOS DAC designed for spectral performance,” IEEE Journal of Solid-State Circuits, vol. 34, pp. 1719–1732, 1999.CrossRef
2.
M. Clara, W. Klatzer, D. Gruber, A. Marak, B. Seger, and W. Pribyl, “A 1.5 V 13bit 130–300MS/s self-calibrated DAC with active output stage and 50 MHz signal bandwidth in 0.13μm CMOS,” in ESSCIRC 2008 Solid-State Circuits Conference, 2008. 34th European, pp. 262–265, 2008.
3.
P. Sungkyung, K. Gyudong, P. Sin-Chong, and K. Wonchan, “A digital-to-analog converter based on differential-quad switching,” IEEE Journal of Solid-State Circuits, vol. 37, pp. 1335–1338, 2002.CrossRef
4.
C.-H. Lin, F. van der Goes, J. Westra, J. Mulder, Y. Lin, E. Arslan, E. Ayranci, X. Liu, and K. Bult, “A 12b 2.9GS/s DAC with IM3 < − 60dBc Beyond 1 GHz in 65 nm CMOS,” in Solid-State Circuits Conference, 2009. Digest of Technical Papers. ISSCC. 2009 IEEE International, 2009.
5.
G. I. Radulov, P. J. Quinn, H. Hegt, and A. van Roermund, “An on-chip self-calibration method for current mismatch in D/A converters,” in Solid-State Circuits Conference, 2005. ESSCIRC 2005. Proceedings of the 31st European, pp. 169–172, 2005.
6.
Y. Cong and R. L. Geiger, “A 1.5-V 14-bit 100-MS/s self-calibrated DAC,” IEEE Journal of Solid-State Circuits, vol. 38, pp. 2051–2060, 2003.CrossRef
7.
K. Doris, “High-speed D/A converters: from analysis and synthesis concepts to IC implementation,” in Eindhoven University of Technology, Faculty of Electrical Engineering. vol. Ph.D. thesis degree Eindhoven: Eindhoven University of Technology, 2004.
8.
P. Harpe, J. M. Meulmeester, A. J. Hegt, and A. van Roermund, “Novel digital pre-correction method for mismatch in DACs with built-in-self measurement,” Proceedings of IEEE ADDA 2005, 2005.
9.
L. R. Carley and J. Kenney, “A 16-bit 4 ′ τη order noise-shaping D/A converter,” in Custom Integrated Circuits Conference, 1988, Proceedings of the IEEE 1988, pp. 21.7/1–21.7/4, 1988.
10.
K. L. Chan, N. Rakuljic, and I. Galton, “Segmented dynamic element matching for high-resolution digital-to-analog conversion,” IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 55, pp. 3383–3392, 2008.CrossRef
11.
G. R. Spalding and R. L. Geiger, “Digital correction for improved spectral response in signal generation systems,” in 1993 IEEE International Symposium on Circuits and Systems, ISCAS ‘93, pp. 132–135, 1993.
12.
E. Lopelli, J. D. van der Tang, and A. H. M. van Roermund, “A 1 mA ultra-low-power FHSS TX front-end utilizing direct modulation with digital pre-distortion,” IEEE Journal of Solid-State Circuits, vol. 42, pp. 2212–2223, 2007.CrossRef
13.
S. Ouzounov, E. Roza, J. A. Hegt, G. van der Weide, and A. H. M. van Roermund, “A CMOS V-I converter with 75-dB SFDR and 360-&mu;W power consumption,” IEEE Journal of Solid-State Circuits, vol. 40, pp. 1527–1532, 2005.CrossRef
14.
E. Mensink, E. A. M. Klumperink, and B. Nauta, “Distortion cancellation by polyphase multipath circuits,” IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 52, pp. 1785–1794, 2005.CrossRef
15.
K. Doris, J. Briaire, D. Leenaerts, M. Vertregt, and A. van Roermund, “A 12b 500MS/s DAC with > 70 dB SFDR up to 120 MHz in 0.18um CMOS,” in Solid-State Circuits Conference, 2005. Digest of Technical Papers. ISSCC. 2005 IEEE International, 2005.
16.
T. Chen, P. Geens, G. Van der Plas, W. Dehaene, and G. Gielen, “A 14-bit 130-MHz CMOS current-steering DAC with adjustable INL,” in Solid-State Circuits Conference, 2004. ESSCIRC 2004. Proceeding of the 30th European, 2004.
17.
T. Yongjian, H. Hegt, A. van Roermund, K. Doris, and J. Briaire, “Statistical analysis of mapping technique for timing error correction in current-steering DACs,” in IEEE International Symposium on Circuits and Systems, 2007. ISCAS 2007, pp. 1225–1228, 2007.
18.
G. I. Radulov, P. J. Quinn, J. A. Hegt, and A. H. M. van Roermund, “A start-up calibration method for generic current-steering D/A converters with optimal area solution,” in ISCAS 2005. IEEE International Symposium on Circuits and Systems, 2005, vol. 1, pp. 788–791, 2005.
19.
A. R. Bugeja and S. Bang-Sup, “A self-trimming 14-b 100-MS/s CMOS DAC,” IEEE Journal of Solid-State Circuits, vol. 35, pp. 1841–1852, 2000.CrossRef
20.
H. Qiuting, P. A. Francese, C. Martelli, and J. Nielsen, “A 200MS/s 14b 97 mW DAC in 0.18/spl mu/m CMOS,” in Solid-State Circuits Conference, 2004. Digest of Technical Papers. ISSCC. 2004 IEEE International, pp. 364–532, 2004.
21.
M. Clara, W. Klatzer, B. Seger, A. Di Giandomenico, and L. Gori, “A 1.5 V 200MS/s 13b 25 mW DAC with randomized nested background calibration in 0.13/spl mu/m CMOS,” in Solid-State Circuits Conference, 2007. ISSCC 2007. Digest of Technical Papers. IEEE International, pp. 250–600, 2007.
22.
G. Radulov, P. Quinn, A. J. Hegt, and A. van Roermund, “Method and apparatus for calibrating a scaled current electronic circuit,” in US Patent 7,466,252: Xilinx, 2008.
23.
M. P. Tiilikainen, “A 14-bit 1.8-V 20-mW 1-mm2 CMOS DAC,” IEEE Journal of Solid-State Circuits, vol. 36, pp. 1144–1147, 2001.CrossRef
24.
G. I. Radulov, P. J. Quinn, P. Harpe, H. Hegt, and A. van Roermund, “Parallel current-steering D/A Converters for Flexibility and Smartness,” in Circuits and Systems, 2007. ISCAS 2007. IEEE International Symposium on, pp. 1465–1468, 2007.
Metadaten
Titel
DAC Correction and Flexibility, Classification, New Methods and Designs
verfasst von
Georgi Radulov
Patrick Quinn
Hans Hegt
Arthur van Roermund
Copyright-Jahr
2010
Verlag
Springer Netherlands
Buch
Analog Circuit Design

Print ISBN: 978-90-481-3082-5

Electronic ISBN: 978-90-481-3083-2

Copyright-Jahr: 2010

DOI
https://doi.org/10.1007/978-90-481-3083-2_5

Neuer Inhalt

    Bildnachweise