Skip to main content
Erschienen in: International Journal of Parallel Programming 4/2020

24.12.2019

DancerFly: An Order-Aware Network-on-Chip Router On-the-Fly Mitigating Multi-path Packet Reordering

verfasst von: Kang Jin, Dezun Dong, Cunlu Li, Libo Huang, Sheng Ma, Binzhang Fu

Erschienen in: International Journal of Parallel Programming | Ausgabe 4/2020

Einloggen

Aktivieren Sie unsere intelligente Suche, um passende Fachinhalte oder Patente zu finden.

search-config
loading …

Abstract

Adaptive routing algorithms can improve performance by balancing load across network channels in the presence of non-uniform traffic patterns. However, out-of-order packets can be introduced due to multi-path transmission of adaptive routing. With out-of-order transmission in the network, packets need to be reordered at the destination before being absorbed. Increasing network size with adaptive routing makes the time when a packet arrives at the destination extremely uncertain, which requires a large buffer to reorder the packets and this can exceed design space. Therefore, the challenge is to balance the trade-off between multi-path transmission and packet reordering. In this paper, we propose a novel packet reordering metric-OOD to quantify the degree of out-of-order. To minimize the OOD of packets, we propose DancerFly, an order-aware network-on-chip router that mitigates out-of-order packets caused by adaptive routing. DancerFly achieves this goal by providing two-level reordering. First, it performs in-buffer reordering by reordering packets queuing in the input buffer. Second, packets from different input ports are reordered before traversing through the router. We evaluate our design and the results show that the OOD can be reduced by 36.3% with comparable performance to the baseline.

Sie haben noch keine Lizenz? Dann Informieren Sie sich jetzt über unsere Produkte:

Springer Professional "Wirtschaft+Technik"

Online-Abonnement

Mit Springer Professional "Wirtschaft+Technik" erhalten Sie Zugriff auf:

  • über 102.000 Bücher
  • über 537 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Finance + Banking
  • Management + Führung
  • Marketing + Vertrieb
  • Maschinenbau + Werkstoffe
  • Versicherung + Risiko

Jetzt Wissensvorsprung sichern!

Springer Professional "Wirtschaft"

Online-Abonnement

Mit Springer Professional "Wirtschaft" erhalten Sie Zugriff auf:

  • über 67.000 Bücher
  • über 340 Zeitschriften

aus folgenden Fachgebieten:

  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Finance + Banking
  • Management + Führung
  • Marketing + Vertrieb
  • Versicherung + Risiko




Jetzt Wissensvorsprung sichern!

Springer Professional "Technik"

Online-Abonnement

Mit Springer Professional "Technik" erhalten Sie Zugriff auf:

  • über 67.000 Bücher
  • über 390 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Maschinenbau + Werkstoffe




 

Jetzt Wissensvorsprung sichern!

Fußnoten
1
A set of paths are defined to be non-intersecting if the paths originate from the same source vertex but do not intersect each other in the network, except at the destination vertex.
 
Literatur
1.
Zurück zum Zitat Dally, W.J.: Virtual-channel flow control. IEEE Trans. Parallel Distrib. Syst. 3(2), 194–205 (1992)CrossRef Dally, W.J.: Virtual-channel flow control. IEEE Trans. Parallel Distrib. Syst. 3(2), 194–205 (1992)CrossRef
3.
Zurück zum Zitat Dally, W., Towles, B.: Principles and Practices of Interconnection Networks. Morgan Kaufmann Publishers Inc., San Francisco, CA, USA (2003) Dally, W., Towles, B.: Principles and Practices of Interconnection Networks. Morgan Kaufmann Publishers Inc., San Francisco, CA, USA (2003)
4.
Zurück zum Zitat Devadas, S., Cho, M.H., Shim, K.S., Lis, M.: Guaranteed in-order packet delivery using exclusive dynamic virtual channel allocation (2009) Devadas, S., Cho, M.H., Shim, K.S., Lis, M.: Guaranteed in-order packet delivery using exclusive dynamic virtual channel allocation (2009)
7.
Zurück zum Zitat Hennessy, J.L., Patterson, D.A.: Computer Architecture, Fourth Edition: A Quantitative Approach. Morgan Kaufmann Publishers Inc., San Francisco (2006)MATH Hennessy, J.L., Patterson, D.A.: Computer Architecture, Fourth Edition: A Quantitative Approach. Morgan Kaufmann Publishers Inc., San Francisco (2006)MATH
8.
Zurück zum Zitat Jerger, N.D.E., Peh, L.S., Lipasti, M.H.: Virtual tree coherence: leveraging regions and in-network multicast trees for scalable cache coherence. In: Proceedings of the 41st Annual IEEE/ACM International Symposium on Microarchitecture, MICRO 41, pp. 35–46. IEEE Computer Society, Washington, DC, USA (2008). https://doi.org/10.1109/MICRO.2008.4771777 Jerger, N.D.E., Peh, L.S., Lipasti, M.H.: Virtual tree coherence: leveraging regions and in-network multicast trees for scalable cache coherence. In: Proceedings of the 41st Annual IEEE/ACM International Symposium on Microarchitecture, MICRO 41, pp. 35–46. IEEE Computer Society, Washington, DC, USA (2008). https://​doi.​org/​10.​1109/​MICRO.​2008.​4771777
9.
Zurück zum Zitat Jiang, N., Becker, D.U., Michelogiannakis, G., Balfour, J., Towles, B., Shaw, D.E., Kim, J., Dally, W.J.: A detailed and flexible cycle-accurate network-on-chip simulator. In: 2013 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS), pp. 86–96 (2013). https://doi.org/10.1109/ISPASS.2013.6557149 Jiang, N., Becker, D.U., Michelogiannakis, G., Balfour, J., Towles, B., Shaw, D.E., Kim, J., Dally, W.J.: A detailed and flexible cycle-accurate network-on-chip simulator. In: 2013 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS), pp. 86–96 (2013). https://​doi.​org/​10.​1109/​ISPASS.​2013.​6557149
11.
12.
Zurück zum Zitat Li, M., Zeng, Q.A., Jone, W.B.: DyXY: a proximity congestion-aware deadlock-free dynamic routing method for network on chip. In: Proceedings of the 43rd annual Design Automation Conference, pp. 849–852. ACM (2006) Li, M., Zeng, Q.A., Jone, W.B.: DyXY: a proximity congestion-aware deadlock-free dynamic routing method for network on chip. In: Proceedings of the 43rd annual Design Automation Conference, pp. 849–852. ACM (2006)
15.
Zurück zum Zitat Ma, S., Jerger, N.E., Wang, Z.: DBAR: an efficient routing algorithm to support multiple concurrent applications in networks-on-chip. In: 2011 38th Annual International Symposium on Computer Architecture (ISCA), pp. 413–424 (2011) Ma, S., Jerger, N.E., Wang, Z.: DBAR: an efficient routing algorithm to support multiple concurrent applications in networks-on-chip. In: 2011 38th Annual International Symposium on Computer Architecture (ISCA), pp. 413–424 (2011)
16.
Zurück zum Zitat Murali, S., Atienza, D., Benini, L., De Micheli, G.: A multi-path routing strategy with guaranteed in-order packet delivery and fault tolerance for networks on chips. In: Proceedings of Design Automation Conference (DAC) pp. 845–848 (2006). http://infoscience.epfl.ch/record/89541 Murali, S., Atienza, D., Benini, L., De Micheli, G.: A multi-path routing strategy with guaranteed in-order packet delivery and fault tolerance for networks on chips. In: Proceedings of Design Automation Conference (DAC) pp. 845–848 (2006). http://​infoscience.​epfl.​ch/​record/​89541
17.
Zurück zum Zitat Palesi, M., Holsmark, R., Wang, X., Kumar, S., Yang, M., Jiang, Y., Catania, V.: An efficient technique for in-order packet delivery with adaptive routing algorithms in networks on chip. In: 2010 13th Euromicro Conference on Digital System Design: Architectures, Methods and Tools, pp. 37–44 (2010). https://doi.org/10.1109/DSD.2010.53 Palesi, M., Holsmark, R., Wang, X., Kumar, S., Yang, M., Jiang, Y., Catania, V.: An efficient technique for in-order packet delivery with adaptive routing algorithms in networks on chip. In: 2010 13th Euromicro Conference on Digital System Design: Architectures, Methods and Tools, pp. 37–44 (2010). https://​doi.​org/​10.​1109/​DSD.​2010.​53
18.
Zurück zum Zitat Thies, W., Karczmarek, M., Amarasinghe, S.: Streamit: a language for streaming applications. In: Horspool, R.N. (ed.) Compiler Construction, pp. 179–196. Springer, Berlin (2002)CrossRef Thies, W., Karczmarek, M., Amarasinghe, S.: Streamit: a language for streaming applications. In: Horspool, R.N. (ed.) Compiler Construction, pp. 179–196. Springer, Berlin (2002)CrossRef
Metadaten
Titel
DancerFly: An Order-Aware Network-on-Chip Router On-the-Fly Mitigating Multi-path Packet Reordering
verfasst von
Kang Jin
Dezun Dong
Cunlu Li
Libo Huang
Sheng Ma
Binzhang Fu
Publikationsdatum
24.12.2019
Verlag
Springer US
Erschienen in
International Journal of Parallel Programming / Ausgabe 4/2020
Print ISSN: 0885-7458
Elektronische ISSN: 1573-7640
DOI
https://doi.org/10.1007/s10766-019-00648-9

Weitere Artikel der Ausgabe 4/2020

International Journal of Parallel Programming 4/2020 Zur Ausgabe

Premium Partner