Skip to main content
Erschienen in: Engineering with Computers 2/2023

12.11.2021 | Original Article

Design of tunnel FET architectures for low power application using improved Chimp optimizer algorithm

verfasst von: Sabitabrata Bhattacharya, Suman Lata Tripathi, Vikram Kumar Kamboj

Erschienen in: Engineering with Computers | Ausgabe 2/2023

Einloggen

Aktivieren Sie unsere intelligente Suche, um passende Fachinhalte oder Patente zu finden.

search-config
loading …

Abstract

An improved Chimps optimizer algorithm is proposed in this paper and is applied for the performance optimization of tunnel FET architectures for use in low power VLSI circuits. The steep subthreshold characteristics of TFET improves device performance and make it suitable for low power digital and memory applications. Classical Chimps optimizer has poor convergence and problem to stuck into local minima for high dimensional problems. This research focuses on mathematical model of divergent thinking and sensual movement of chimps in four different forms named attacker, barrier, chaser, and driver for simulation. The improved variant of Chimps optimizer has been proposed in this research and named as Imp-Chimp. To validate the efficacy and feasibility of the suggested technique, it has been examined for standard benchmarks and multidisciplinary engineering design problems to solve non-convex, non-linear, and typical engineering design problems. The suggested technique variants have been evaluated for seven standard unimodal benchmark functions, six standard multi modal benchmark functions, ten standard fixed dimension benchmark functions and engineering design problems (i. e., TFET, BTBT). The outcomes of this method have been compared with other existing optimization methods considering convergence speed as well as for searching local and global optimal solutions. The testing results show the better performance of the proposed method. The paper also demonstrates the tunnel field effect transistor (TFET) as a promising device for low power electronic circuits and an engineering problem where the Imp-Chimp optimizer can be implemented for performance improvement. The TFET is based on the carrier generation using the quantum mechanical process of the band-to-band tunneling (BTBT). TFET can meet the requirements of a device that can perform on low supply voltage with reduced leakage currents and low sub-threshold swing. TFET can be optimized to give similar performance as MOSFET, but with much lower power consumption.

Sie haben noch keine Lizenz? Dann Informieren Sie sich jetzt über unsere Produkte:

Springer Professional "Technik"

Online-Abonnement

Mit Springer Professional "Technik" erhalten Sie Zugriff auf:

  • über 67.000 Bücher
  • über 390 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Maschinenbau + Werkstoffe




 

Jetzt Wissensvorsprung sichern!

Springer Professional "Wirtschaft+Technik"

Online-Abonnement

Mit Springer Professional "Wirtschaft+Technik" erhalten Sie Zugriff auf:

  • über 102.000 Bücher
  • über 537 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Finance + Banking
  • Management + Führung
  • Marketing + Vertrieb
  • Maschinenbau + Werkstoffe
  • Versicherung + Risiko

Jetzt Wissensvorsprung sichern!

Springer Professional "Wirtschaft"

Online-Abonnement

Mit Springer Professional "Wirtschaft" erhalten Sie Zugriff auf:

  • über 67.000 Bücher
  • über 340 Zeitschriften

aus folgenden Fachgebieten:

  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Finance + Banking
  • Management + Führung
  • Marketing + Vertrieb
  • Versicherung + Risiko




Jetzt Wissensvorsprung sichern!

Glossar
GOSC TFET
Gate on source channel tunnel field effect transistor [120]
SiGe-S-NW-TFET
SiGe source nano wire tunnel field effect transistor [121]
HGD DE DMG DL TFET
Hetero gate dielectric drain engineered dual metal gate tunnel field effect transistor [122]
HGD DW TFET
Hetero gate dielectric dual gate-metal work function tunnel field effect transistor [124]
GDO– HD–GAA-TFET
Gate drain overlapped hetero gate dielectric gate all around tunnel field effect transistor [123]
U HJ VTFET
U-shaped gate hetero junction vertical tunnel field effect transistor [126]
DMCG-CPTFET
Dual metal control gate charge plasma tunnel field effect transistor [130]
V-DMTFET
Vertical dielectric modulated tunnel field effect transistor [140]
HM-GUL-ED-TFET
Hetero material gate underlapped electrically doped tunnel field effect transistor [131]
D GAA CS NT TFET
Dual gate all around core shell nano tube tunnel field effect transistor [129]
JL-TFET
Junction less tunnel field effect transistor [132]
SD-SG TFET
Splitted drain single gate tunnel field effect transistor [135]
VS-TFET
Vertical sandwiched channel tunnel field effect transistor [127]
DE-QG-TFET
Drain engineered quadruple gate tunnel field effect transistor [128]
JLSGTFET
Junction less single gate tunnel field effect transistor [133]
GSHJ-PGP-STFET
Ge source hetero junction partial ground plane base SELBOX (selective buried oxide) tunnel field effect transistor [139]
Literatur
30.
Zurück zum Zitat Yao X, Liu Y, Lin G (1999) Evolutionary programming made faster. IEEE Trans Evolut Comput 3(2):82–102CrossRef Yao X, Liu Y, Lin G (1999) Evolutionary programming made faster. IEEE Trans Evolut Comput 3(2):82–102CrossRef
32.
Zurück zum Zitat Ghaemi M, Feizi-Derakhshi MR (2014) Forest optimization algorithm 41(15):6676-6687 Ghaemi M, Feizi-Derakhshi MR (2014) Forest optimization algorithm 41(15):6676-6687
38.
Zurück zum Zitat C. Verma, Z. Illés, V. Stoffová and P. K. Singh Predicting Attitude of Indian Student’s Towards ICT and Mobile Technology for Real-Time: Preliminary Results IEEE Access, 8:178022-178033. doi: 10.1109/ACCESS.2020.3026934. C. Verma, Z. Illés, V. Stoffová and P. K. Singh Predicting Attitude of Indian Student’s Towards ICT and Mobile Technology for Real-Time: Preliminary Results IEEE Access, 8:178022-178033. doi: 10.1109/ACCESS.2020.3026934.
40.
Zurück zum Zitat Liu Y, Li R (2020) PSA: a photon search algorithm. J Inf Process Syst 16(2):478–493 Liu Y, Li R (2020) PSA: a photon search algorithm. J Inf Process Syst 16(2):478–493
43.
Zurück zum Zitat C. Verma, V. Stoffová, Z. Illés, S. Tanwar and N. Kumar (2020) Machine Learning-Based Student’s Native Place Identification for Real-Time IEEE Access, 8:130840-130854. doi: 10.1109/ACCESS.2020.3008830. C. Verma, V. Stoffová, Z. Illés, S. Tanwar and N. Kumar (2020) Machine Learning-Based Student’s Native Place Identification for Real-Time IEEE Access, 8:130840-130854. doi: 10.1109/ACCESS.2020.3008830.
45.
Zurück zum Zitat Ruiz-vanoye JA, Díaz-parra O, Cocón F, Soto A (2012) Meta-heuristics algorithms based on the grouping of animals by social behavior for the traveling salesman problem. Int J Comb Optim Probl Inform 3(3):104–123 Ruiz-vanoye JA, Díaz-parra O, Cocón F, Soto A (2012) Meta-heuristics algorithms based on the grouping of animals by social behavior for the traveling salesman problem. Int J Comb Optim Probl Inform 3(3):104–123
67.
Zurück zum Zitat Krishna AB, Saxena S, Kamboj VK (2021) A novel statistical approach to numerical and multidisciplinary design optimization problems using pattern search inspired Harris Hawks optimizer. Springer, LondonCrossRef Krishna AB, Saxena S, Kamboj VK (2021) A novel statistical approach to numerical and multidisciplinary design optimization problems using pattern search inspired Harris Hawks optimizer. Springer, LondonCrossRef
69.
Zurück zum Zitat Zamani H, Nadimi-shahraki MH (2020) Enhancement of Bernstain-search differential evolution algorithm to solve constrained engineering problems. Int J Comput Sci Eng 9(6):386–396 Zamani H, Nadimi-shahraki MH (2020) Enhancement of Bernstain-search differential evolution algorithm to solve constrained engineering problems. Int J Comput Sci Eng 9(6):386–396
78.
Zurück zum Zitat Dhiman G, Kaur A (2019) A hybrid algorithm based on particle swarm and spotted hyena optimizer for global optimization, vol 816, no. January. Springer, Singapore Dhiman G, Kaur A (2019) A hybrid algorithm based on particle swarm and spotted hyena optimizer for global optimization, vol 816, no. January. Springer, Singapore
86.
Zurück zum Zitat Bhullar AK, Kaur R, Sondhi S (2020) Enhanced crow search algorithm for AVR optimization, vol 24, no 16. Springer, Berlin Bhullar AK, Kaur R, Sondhi S (2020) Enhanced crow search algorithm for AVR optimization, vol 24, no 16. Springer, Berlin
88.
Zurück zum Zitat Mamidala JK, Vishnoi R, Pandey P (2016) Tunnel field-effect transistors (TFET): Modelling and Simulation. Wiley, ChichesterCrossRef Mamidala JK, Vishnoi R, Pandey P (2016) Tunnel field-effect transistors (TFET): Modelling and Simulation. Wiley, ChichesterCrossRef
93.
Zurück zum Zitat Avci UE, Rios R, Kuhn K, Young IA (2011) Comparison of performance, switching energy and process variations for the TFET and MOSFET in logic. In: Dig.Tech.Pap.—Symp.VLSI Technol., no. 2009, pp 124–125 Avci UE, Rios R, Kuhn K, Young IA (2011) Comparison of performance, switching energy and process variations for the TFET and MOSFET in logic. In: Dig.Tech.Pap.—Symp.VLSI Technol., no. 2009, pp 124–125
107.
Zurück zum Zitat Singh AK, Tripathy MR, Baral K, Singh PK, Jit S (2020) Ferroelectric gate heterojunction TFET on selective buried oxide (SELBOX) substrate for distortionless and low power applications. In: 2020 4th IEEE electron devices technology & manufacturing conference (EDTM), pp 1–4. https://doi.org/10.1109/EDTM47692.2020.9117858 Singh AK, Tripathy MR, Baral K, Singh PK, Jit S (2020) Ferroelectric gate heterojunction TFET on selective buried oxide (SELBOX) substrate for distortionless and low power applications. In: 2020 4th IEEE electron devices technology & manufacturing conference (EDTM), pp 1–4. https://​doi.​org/​10.​1109/​EDTM47692.​2020.​9117858
135.
Metadaten
Titel
Design of tunnel FET architectures for low power application using improved Chimp optimizer algorithm
verfasst von
Sabitabrata Bhattacharya
Suman Lata Tripathi
Vikram Kumar Kamboj
Publikationsdatum
12.11.2021
Verlag
Springer London
Erschienen in
Engineering with Computers / Ausgabe 2/2023
Print ISSN: 0177-0667
Elektronische ISSN: 1435-5663
DOI
https://doi.org/10.1007/s00366-021-01530-4

Weitere Artikel der Ausgabe 2/2023

Engineering with Computers 2/2023 Zur Ausgabe

Neuer Inhalt