Skip to main content
Erschienen in: Journal of Computational Electronics 1/2020

06.01.2020

Energy-efficient magnetic 5:2 compressors based on SHE-assisted hybrid MTJ/FinFET logic

verfasst von: Mohammad Ahmadinejad, Mohammad Hossein Moaiyeri

Erschienen in: Journal of Computational Electronics | Ausgabe 1/2020

Einloggen

Aktivieren Sie unsere intelligente Suche, um passende Fachinhalte oder Patente zu finden.

search-config
loading …

Abstract

Energy dissipation in integrated circuits has become a matter of grave concern. Various approaches at different levels of abstraction such as logic-in-memory structures based on magnetic tunnel junction (MTJ) devices and approximate computing can be employed to reduce energy consumption. Efficient hybrid MTJ/FinFET designs for exact and approximate 5:2 compressors are proposed herein. The proposed designs use the spin Hall effect (SHE)-assisted writing method to store data in MTJs, which significantly improves the energy efficiency of the MTJ switching as compared with the conventional spin transfer torque (STT) method. The circuits are simulated in HSPICE using 7-nm FinFET and SHE perpendicular MTJ models. The results indicate that the proposed approximate designs provide significant improvements in terms of energy consumption and device count compared with their exact counterpart. The first and second proposed approximate designs improve the power consumption by 51%, read delay by 16% and 26%, and transistor count by 63% and 70%, respectively, as compared with the exact design. The second approximate compressor offers a significantly lower error rate (27% versus 48%) in comparison with the first approximate design, as well as better performance parameters. The imprecise 5:2 compressors are used in image processing applications to assess their accuracy metrics. Comprehensive MATLAB simulations indicate that the proposed approach provides great capabilities for image processing applications considering various accuracy and quality metrics.

Sie haben noch keine Lizenz? Dann Informieren Sie sich jetzt über unsere Produkte:

Springer Professional "Wirtschaft+Technik"

Online-Abonnement

Mit Springer Professional "Wirtschaft+Technik" erhalten Sie Zugriff auf:

  • über 102.000 Bücher
  • über 537 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Finance + Banking
  • Management + Führung
  • Marketing + Vertrieb
  • Maschinenbau + Werkstoffe
  • Versicherung + Risiko

Jetzt Wissensvorsprung sichern!

Springer Professional "Technik"

Online-Abonnement

Mit Springer Professional "Technik" erhalten Sie Zugriff auf:

  • über 67.000 Bücher
  • über 390 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Maschinenbau + Werkstoffe




 

Jetzt Wissensvorsprung sichern!

Springer Professional "Wirtschaft"

Online-Abonnement

Mit Springer Professional "Wirtschaft" erhalten Sie Zugriff auf:

  • über 67.000 Bücher
  • über 340 Zeitschriften

aus folgenden Fachgebieten:

  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Finance + Banking
  • Management + Führung
  • Marketing + Vertrieb
  • Versicherung + Risiko




Jetzt Wissensvorsprung sichern!

Literatur
1.
Zurück zum Zitat Sakellariou, P., Paliouras, V.: Application-specific low-power multipliers. IEEE Trans. Comput. 65(10), 2973–2985 (2016)MathSciNetCrossRef Sakellariou, P., Paliouras, V.: Application-specific low-power multipliers. IEEE Trans. Comput. 65(10), 2973–2985 (2016)MathSciNetCrossRef
2.
Zurück zum Zitat Razi, F., Moaiyeri, M.H., Rajaei, R., Mohammadi, S.: A variation-aware ternary spin-Hall assisted STT-RAM based on hybrid MTJ/GAA-CNTFET logic. IEEE Trans. Nanotechnol. 18(1), 598–605 (2019)CrossRef Razi, F., Moaiyeri, M.H., Rajaei, R., Mohammadi, S.: A variation-aware ternary spin-Hall assisted STT-RAM based on hybrid MTJ/GAA-CNTFET logic. IEEE Trans. Nanotechnol. 18(1), 598–605 (2019)CrossRef
3.
Zurück zum Zitat Ghosh, B., Dey, R., Register, L.F., Banerjee, S.K.: A simulation study of voltage-assisted low-energy switching of a perpendicular anisotropy ferromagnet on a topological insulator. J. Comput. Electron. 16(1), 120–126 (2017)CrossRef Ghosh, B., Dey, R., Register, L.F., Banerjee, S.K.: A simulation study of voltage-assisted low-energy switching of a perpendicular anisotropy ferromagnet on a topological insulator. J. Comput. Electron. 16(1), 120–126 (2017)CrossRef
4.
Zurück zum Zitat Gang, Y., Zhao, W., Klein, J.O., Chappert, C., Mazoyer, P.: A high reliability, low-power magnetic full adder. IEEE Trans. Magn. 47(11), 4611–4616 (2011)CrossRef Gang, Y., Zhao, W., Klein, J.O., Chappert, C., Mazoyer, P.: A high reliability, low-power magnetic full adder. IEEE Trans. Magn. 47(11), 4611–4616 (2011)CrossRef
5.
Zurück zum Zitat Thapliyal, H., Mohammad, A., Kumar, S.D., Sharifi, F.: Energy-efficient magnetic 4-2 compressor. Microelectron. J. 67, 1–9 (2017)CrossRef Thapliyal, H., Mohammad, A., Kumar, S.D., Sharifi, F.: Energy-efficient magnetic 4-2 compressor. Microelectron. J. 67, 1–9 (2017)CrossRef
6.
Zurück zum Zitat Thapliyal, H., Mohammad, A., Sharifi, F., Kumar, S.D.: Energy-efficient design of hybrid MTJ/CMOS and MTJ/nanoelectronics circuits. IEEE Trans. Magn. 54(7), 1–8 (2018)CrossRef Thapliyal, H., Mohammad, A., Sharifi, F., Kumar, S.D.: Energy-efficient design of hybrid MTJ/CMOS and MTJ/nanoelectronics circuits. IEEE Trans. Magn. 54(7), 1–8 (2018)CrossRef
7.
Zurück zum Zitat Shafaei, A., Wang, Y., Pedram, M.: Low write-energy STT-MRAMs using FinFET-based access transistors. In: 2014 IEEE 32nd International Conference on Computer Design (ICCD) (2014) Shafaei, A., Wang, Y., Pedram, M.: Low write-energy STT-MRAMs using FinFET-based access transistors. In: 2014 IEEE 32nd International Conference on Computer Design (ICCD) (2014)
8.
Zurück zum Zitat Sayyah Ensan, S., Moaiyeri, M.H., Ebrahimi, B., Hessabi, S., Afzali-Kusha, A.: A low-leakage and high-writable SRAM cell with back-gate biasing in FinFET technology. J. Comput. Electron. 18(2), 519–526 (2019)CrossRef Sayyah Ensan, S., Moaiyeri, M.H., Ebrahimi, B., Hessabi, S., Afzali-Kusha, A.: A low-leakage and high-writable SRAM cell with back-gate biasing in FinFET technology. J. Comput. Electron. 18(2), 519–526 (2019)CrossRef
9.
Zurück zum Zitat Sharifi, F., Moaiyeri, M.H., Sharifi, H., Navi, K., Thapliyal, H.: On the design of quaternary arithmetic logic unit based on CNTFETs. Int. J. Electron. Lett. 7(1), 1–13 (2019)CrossRef Sharifi, F., Moaiyeri, M.H., Sharifi, H., Navi, K., Thapliyal, H.: On the design of quaternary arithmetic logic unit based on CNTFETs. Int. J. Electron. Lett. 7(1), 1–13 (2019)CrossRef
10.
Zurück zum Zitat Xu, C., et al.: Impact of write pulse and process variation on 22 nm FinFET-based STT-RAM design: a device-architecture co-optimization approach. IEEE Trans. Multi-Scale Comput. Syst. 1(4), 195–206 (2015)CrossRef Xu, C., et al.: Impact of write pulse and process variation on 22 nm FinFET-based STT-RAM design: a device-architecture co-optimization approach. IEEE Trans. Multi-Scale Comput. Syst. 1(4), 195–206 (2015)CrossRef
11.
Zurück zum Zitat Ansari, M.S., Jiang, H., Cockburn, B.F., Han, J.: Low-power approximate multipliers using encoded partial products and approximate compressors. IEEE J. Emerg. Sel. Top. Circuits Syst. 8(3), 404–416 (2018)CrossRef Ansari, M.S., Jiang, H., Cockburn, B.F., Han, J.: Low-power approximate multipliers using encoded partial products and approximate compressors. IEEE J. Emerg. Sel. Top. Circuits Syst. 8(3), 404–416 (2018)CrossRef
12.
Zurück zum Zitat Shirinabadi Farahani, S., Reshadinezhad, M.R.: A new twelve-transistor approximate 4: 2 compressor in CNTFET technology. Int. J. Electron. 106(5), 691–706 (2019)CrossRef Shirinabadi Farahani, S., Reshadinezhad, M.R.: A new twelve-transistor approximate 4: 2 compressor in CNTFET technology. Int. J. Electron. 106(5), 691–706 (2019)CrossRef
13.
Zurück zum Zitat Ahmadinejad, M., Moaiyeri, M.H., Sabetzadeh, F.: Energy and area efficient imprecise compressors for approximate multiplication at nanoscale. AEU-Int. J. Electron. Commun. 110, 1–11 (2019)CrossRef Ahmadinejad, M., Moaiyeri, M.H., Sabetzadeh, F.: Energy and area efficient imprecise compressors for approximate multiplication at nanoscale. AEU-Int. J. Electron. Commun. 110, 1–11 (2019)CrossRef
14.
Zurück zum Zitat Liu, W., Xu, J., Wang, D., Wang, C., Montuschi, P., Lombardi, F.: Design and evaluation of approximate logarithmic multipliers for low power error-tolerant applications. IEEE Trans. Circuits Syst. I Regul. Pap. 65(9), 2856–2868 (2018)CrossRef Liu, W., Xu, J., Wang, D., Wang, C., Montuschi, P., Lombardi, F.: Design and evaluation of approximate logarithmic multipliers for low power error-tolerant applications. IEEE Trans. Circuits Syst. I Regul. Pap. 65(9), 2856–2868 (2018)CrossRef
15.
Zurück zum Zitat Maroufi, N., Bahrepour, D.: A novel three-input approximate XOR gate design based on quantum-dot cellular automata. Circuits Syst. Signal Process. 17(2), 866–879 (2018) Maroufi, N., Bahrepour, D.: A novel three-input approximate XOR gate design based on quantum-dot cellular automata. Circuits Syst. Signal Process. 17(2), 866–879 (2018)
16.
Zurück zum Zitat Chang, H., Gu, J., Zhang, M.: Ultra low-voltage low-power CMOS 4-2 and 5-2 compressors for fast arithmetic circuits. IEEE Trans. Circuits Syst. I Regul. Pap. 51(10), 1985–1997 (2004)CrossRef Chang, H., Gu, J., Zhang, M.: Ultra low-voltage low-power CMOS 4-2 and 5-2 compressors for fast arithmetic circuits. IEEE Trans. Circuits Syst. I Regul. Pap. 51(10), 1985–1997 (2004)CrossRef
17.
Zurück zum Zitat Sabetzadeh, F., Moaiyeri, M.H., Ahmadinejad, M.: A majority-based imprecise multiplier for ultra-efficient approximate image multiplication. IEEE Trans. Circuits Syst. I Regul. Pap. 66(11), 4200–4208 (2019)CrossRef Sabetzadeh, F., Moaiyeri, M.H., Ahmadinejad, M.: A majority-based imprecise multiplier for ultra-efficient approximate image multiplication. IEEE Trans. Circuits Syst. I Regul. Pap. 66(11), 4200–4208 (2019)CrossRef
18.
Zurück zum Zitat Gorantla, A., Deepa, P.: Design of approximate compressors for multiplication. ACM J. Emerg. Technol. Comput. Syst. 13(3), 44 (2017)CrossRef Gorantla, A., Deepa, P.: Design of approximate compressors for multiplication. ACM J. Emerg. Technol. Comput. Syst. 13(3), 44 (2017)CrossRef
19.
Zurück zum Zitat Rostami, M., Mohanram, K.: Dual-Vth independent-gate FinFETs for low power logic circuits. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 30(3), 337–349 (2011)CrossRef Rostami, M., Mohanram, K.: Dual-Vth independent-gate FinFETs for low power logic circuits. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 30(3), 337–349 (2011)CrossRef
20.
Zurück zum Zitat Gupta, S.K., Roy, K.: Low power robust FinFET-based SRAM design in scaled technologies. In: Circuit Design for Reliability, pp. 223–253 (2014) Gupta, S.K., Roy, K.: Low power robust FinFET-based SRAM design in scaled technologies. In: Circuit Design for Reliability, pp. 223–253 (2014)
21.
Zurück zum Zitat Zhao, W., Belhaire, E., Chappert, C., Mazoyer, P.: Spin transfer torque (STT)-MRAM–based runtime reconfiguration FPGA circuit. ACM Trans. Embed. Comput. Syst. 9(2), 14 (2009)CrossRef Zhao, W., Belhaire, E., Chappert, C., Mazoyer, P.: Spin transfer torque (STT)-MRAM–based runtime reconfiguration FPGA circuit. ACM Trans. Embed. Comput. Syst. 9(2), 14 (2009)CrossRef
22.
Zurück zum Zitat Rajaei, R.: Radiation-hardened design of nonvolatile MRAM-based FPGA. IEEE Trans. Magn. 52(10), 1–10 (2016)CrossRef Rajaei, R.: Radiation-hardened design of nonvolatile MRAM-based FPGA. IEEE Trans. Magn. 52(10), 1–10 (2016)CrossRef
23.
Zurück zum Zitat van den Brink, A., et al.: Spin-Hall-assisted magnetic random access memory. Appl. Phys. Lett. 104(1), 012403 (2014)CrossRef van den Brink, A., et al.: Spin-Hall-assisted magnetic random access memory. Appl. Phys. Lett. 104(1), 012403 (2014)CrossRef
24.
Zurück zum Zitat Wang, Z., Zhao, W., Deng, E., Klein, J.O., Chappert, C.: Perpendicular-anisotropy magnetic tunnel junction switched by spin-Hall-assisted spin-transfer torque. J. Phys. D Appl. Phys. 48(6), 065001 (2015)CrossRef Wang, Z., Zhao, W., Deng, E., Klein, J.O., Chappert, C.: Perpendicular-anisotropy magnetic tunnel junction switched by spin-Hall-assisted spin-transfer torque. J. Phys. D Appl. Phys. 48(6), 065001 (2015)CrossRef
25.
Zurück zum Zitat Deng, E., Wang, Z., Klein, J.O., Prenat, G., Dieny, B., Zhao, W.: High-frequency low-power magnetic full-adder based on magnetic tunnel junction with spin-Hall assistance. IEEE Trans. Magn. 51(11), 1–4 (2015) Deng, E., Wang, Z., Klein, J.O., Prenat, G., Dieny, B., Zhao, W.: High-frequency low-power magnetic full-adder based on magnetic tunnel junction with spin-Hall assistance. IEEE Trans. Magn. 51(11), 1–4 (2015)
26.
Zurück zum Zitat Liang, J., Han, J., Lombardi, F.: New metrics for the reliability of approximate and probabilistic adders. IEEE Trans. Comput. 62(9), 1760–1771 (2013)MathSciNetCrossRef Liang, J., Han, J., Lombardi, F.: New metrics for the reliability of approximate and probabilistic adders. IEEE Trans. Comput. 62(9), 1760–1771 (2013)MathSciNetCrossRef
27.
Zurück zum Zitat Clark, L., Vashishtha, V., Shifren, L., Gujja, A., et al.: ASAP7: A 7-nm FinFET predictive process design kit. Microelectron. J. 53, 105–115 (2016)CrossRef Clark, L., Vashishtha, V., Shifren, L., Gujja, A., et al.: ASAP7: A 7-nm FinFET predictive process design kit. Microelectron. J. 53, 105–115 (2016)CrossRef
28.
Zurück zum Zitat Zhang, Y., Wang, X., Chen, Y.: STT-RAM cell design optimization for persistent and non-persistent error rate reduction: a statistical design view. In: Proceedings of the International Conference on Computer-Aided Design, pp. 471–477 (2011) Zhang, Y., Wang, X., Chen, Y.: STT-RAM cell design optimization for persistent and non-persistent error rate reduction: a statistical design view. In: Proceedings of the International Conference on Computer-Aided Design, pp. 471–477 (2011)
29.
Zurück zum Zitat Dorrance, R., Ren, F., Toriyama, Y., Hafez, A.A., Yang, C.-K.K., Markovic, D.: Scalability and design-space analysis of a 1 T-1 MTJ memory cell for STT-RAMs. IEEE Trans. Electron Devices 59(4), 878–887 (2012)CrossRef Dorrance, R., Ren, F., Toriyama, Y., Hafez, A.A., Yang, C.-K.K., Markovic, D.: Scalability and design-space analysis of a 1 T-1 MTJ memory cell for STT-RAMs. IEEE Trans. Electron Devices 59(4), 878–887 (2012)CrossRef
30.
Zurück zum Zitat Moaiyeri, M.H., Razi, F.: Performance analysis and enhancement of 10-nm GAA CNTFET-based circuits in the presence of CNT-metal contact resistance. J. Comput. Electron. 16(2), 240–252 (2017)CrossRef Moaiyeri, M.H., Razi, F.: Performance analysis and enhancement of 10-nm GAA CNTFET-based circuits in the presence of CNT-metal contact resistance. J. Comput. Electron. 16(2), 240–252 (2017)CrossRef
31.
Zurück zum Zitat Wang, Z.: Compact modeling and circuit design based on ferroelectric tunnel junction and spin-Hall-assisted spin-transfer torque. Université Paris-Saclay, Paris (2015) Wang, Z.: Compact modeling and circuit design based on ferroelectric tunnel junction and spin-Hall-assisted spin-transfer torque. Université Paris-Saclay, Paris (2015)
32.
Zurück zum Zitat Priya, K.B., Sudarmani, R.: Performance analysis of Dadda multiplier using 5:2 compressor and its applications. Int. J. Adv. Inf. Sci. Technol. 5(4), 72–78 (2016) Priya, K.B., Sudarmani, R.: Performance analysis of Dadda multiplier using 5:2 compressor and its applications. Int. J. Adv. Inf. Sci. Technol. 5(4), 72–78 (2016)
33.
Zurück zum Zitat Wang, Z., Bovik, A.C., Sheikh, H.R., Simoncelli, E.P.: Image quality assessment: from error visibility to structural similarity. IEEE Trans. Image Process. 13(4), 600–612 (2004)CrossRef Wang, Z., Bovik, A.C., Sheikh, H.R., Simoncelli, E.P.: Image quality assessment: from error visibility to structural similarity. IEEE Trans. Image Process. 13(4), 600–612 (2004)CrossRef
34.
Zurück zum Zitat Akbari, O., Kamal, M., Afzali-Kusha, A., Pedram, M.: Dual-quality 4: 2 compressors for utilizing in dynamic accuracy configurable multipliers. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 25(4), 1352–1361 (2017)CrossRef Akbari, O., Kamal, M., Afzali-Kusha, A., Pedram, M.: Dual-quality 4: 2 compressors for utilizing in dynamic accuracy configurable multipliers. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 25(4), 1352–1361 (2017)CrossRef
Metadaten
Titel
Energy-efficient magnetic 5:2 compressors based on SHE-assisted hybrid MTJ/FinFET logic
verfasst von
Mohammad Ahmadinejad
Mohammad Hossein Moaiyeri
Publikationsdatum
06.01.2020
Verlag
Springer US
Erschienen in
Journal of Computational Electronics / Ausgabe 1/2020
Print ISSN: 1569-8025
Elektronische ISSN: 1572-8137
DOI
https://doi.org/10.1007/s10825-019-01441-0

Weitere Artikel der Ausgabe 1/2020

Journal of Computational Electronics 1/2020 Zur Ausgabe

Neuer Inhalt