nach oben

The Journal of Supercomputing

Erschienen in:

05.06.2019

Energy minimization in the STT-RAM-based high-capacity last-level caches

verfasst von: Elyas Khajekarimi, Kamal Jamshidi, Abbas Vafaei

Erschienen in: The Journal of Supercomputing | Ausgabe 10/2019

Einloggen

Aktivieren Sie unsere intelligente Suche, um passende Fachinhalte oder Patente zu finden.

search-config

KI-gestützte Suche

Aus

Abstract

Spin-transfer torque random access memory (STT-RAM) is a suitable alternative to DRAM in the large last-level caches (L³Cs) on account of low leakage, the absence of refresh energy and good scalability. However, long latency and high energy consumption for write operations are disadvantages of this technology. The proper utilization of row buffer locality can improve energy efficiency and mitigate negative effects of writing operations in the STT-RAM L³Cs. In this paper, we present an integer linear programming (ILP) formulation which minimizes energy consumption in the STT-RAM-based L³C exploiting the row buffer locality and the prominent features of STT-RAM. Since ILP solvers may not achieve the better result in a reasonable time, we propose a sub-optimal algorithm that obtains the results in a polynomial time. Evaluations demonstrate that on average, our ILP model reduces dynamic energy about 19% and improves row buffer hit rate about 23% compared to the state of the art.

Vorheriger Artikel Performance improvement of Apache Storm using InfiniBand RDMA

Nächster Artikel S2DIO: an extended scalable 2D mesh network-on-chip routing reconfiguration for efficient bypass of link failures

Sie haben noch keine Lizenz? Dann Informieren Sie sich jetzt über unsere Produkte:

Springer Professional "Wirtschaft"

Online-Abonnement

Mit Springer Professional "Wirtschaft" erhalten Sie Zugriff auf:

über 67.000 Bücher
über 340 Zeitschriften

aus folgenden Fachgebieten:

Bauwesen + Immobilien
Business IT + Informatik
Finance + Banking
Management + Führung
Marketing + Vertrieb
Versicherung + Risiko

Jetzt Wissensvorsprung sichern!

Jetzt informieren

Springer Professional "Technik"

Online-Abonnement

Mit Springer Professional "Technik" erhalten Sie Zugriff auf:

über 67.000 Bücher
über 390 Zeitschriften

aus folgenden Fachgebieten:

Automobil + Motoren
Bauwesen + Immobilien
Business IT + Informatik
Elektrotechnik + Elektronik
Energie + Nachhaltigkeit
Maschinenbau + Werkstoffe

Jetzt Wissensvorsprung sichern!

Jetzt informieren

Springer Professional "Wirtschaft+Technik"

Online-Abonnement

Mit Springer Professional "Wirtschaft+Technik" erhalten Sie Zugriff auf:

über 102.000 Bücher
über 537 Zeitschriften

aus folgenden Fachgebieten:

Automobil + Motoren
Bauwesen + Immobilien
Business IT + Informatik
Elektrotechnik + Elektronik
Energie + Nachhaltigkeit
Finance + Banking
Management + Führung
Marketing + Vertrieb
Maschinenbau + Werkstoffe
Versicherung + Risiko

Jetzt Wissensvorsprung sichern!

Jetzt informieren

Gove D (2007) CPU2006 working set size. ACM SIGARCH Comput Archit News 35(1):90–96. https://doi.org/10.1145/1241601.1241619 CrossRef

Wulf WA, McKee SA (1995) Hitting the memory wall: implications of the obvious. ACM SIGARCH Comput Archit News 23(1):20–24. https://doi.org/10.1145/216585.216588 CrossRef

Agarwal S, Kapoor HK (2018) Reuse-distance-aware write-intensity prediction of dataless entries for energy-efficient hybrid caches. IEEE Trans Very Large Scale Integr Syst 26(10):1881–1894. https://doi.org/10.1109/TVLSI.2018.2836156 CrossRef

Cheng WK, Ciou YH, Shen PY (2016) Architecture and data migration methodology for L1 cache design with hybrid SRAM and volatile STT-RAM configuration. Microprocess Microsyst 42:191–199. https://doi.org/10.1016/j.micpro.2015.11.005 CrossRef

Kang U, Chung HJ, Heo S et al (2010) 8 Gb 3-D DDR3 DRAM using through-silicon-via technology. IEEE J Solid-State Circuits 45(1):111–119. https://doi.org/10.1109/JSSC.2009.2034408 CrossRef

Hameed F, Bauer L, Henkel J (2016) Architecting on-chip DRAM cache for simultaneous miss rate and latency reduction. IEEE Trans Comput-Aided Des Integr Circuits Syst 35(4):651–664. https://doi.org/10.1109/TCAD.2015.2488488 CrossRef

Hameed F, Tahoori MB (2016) Architecting STT Last-Level-Cache for performance and energy improvement. In: Proceedings of the 17th International Symposium on Quality Electronic Design (ISQED), pp 319–324. https://doi.org/10.1109/isqed.2016.7479221

He J, Callenes-Sloan J (2017) Designing large hybrid cache for future HPC systems. In: Proceedings of the 25th High Performance Computing Symposium (HPC), p 9. https://dl.acm.org/citation.cfm?id=3108105

Hameed F, Bauer L, Henkel J (2014) Reducing latency in an SRAM/DRAM cache hierarchy via a novel tag-cache architecture. In: Proceedings of the 51st Annual Design Automation Conference (DAC), pp 1–6. https://doi.org/10.1145/2593069.2593197

10.

Kultursay E, Kandemir M, Sivasubramaniam A, Mutlu O (2013) Evaluating STT-RAM as an energy-efficient main memory alternative. In: Proceedings of the International Symposium on Performance Analysis of Systems and Software (ISPASS), pp 256–267. https://doi.org/10.1109/ispass.2013.6557176

11.

Yoon H, Meza J, Ausavarungnirun R, Harding RA, Mutlu O (2012) Row buffer locality aware caching policies for hybrid memories. In: Proceedings of the 30th International Conference on Computer Design (ICCD), pp 337–344. https://doi.org/10.1109/iccd.2012.6378661

12.

Chang MT, Rosenfeld P, Lu SL, Jacob B (2013) Technology comparison for large last-level caches (L³Cs): low-leakage SRAM, low write-energy STT-RAM, and refresh-optimized eDRAM. In: Proceedings of the 19th International Symposium on High Performance Computer Architecture (HPCA), pp 143–154. https://doi.org/10.1109/hpca.2013.6522314

13.

Cheng HY, Zhao J, Sampson J, Irwin MJ, Jaleel A, Lu Y, Xie Y (2016) LAP: loop-block aware inclusion properties for energy-efficient asymmetric last level caches. In: Proceedings of the 43rd International Symposium on Computer Architecture (ISCA), pp 103–114. https://doi.org/10.1109/isca.2016.19

14.

Cheshmikhani E, Farbeh H, Miremadi SG, Asadi H (2019) Ta-lrw: a replacement policy for error rate reduction in stt-mram caches. IEEE Trans Comput 68(3):455–470. https://doi.org/10.1109/TC.2018.2875439 CrossRefMathSciNetMATH

15.

Cheshmikhani E, Farbeh H, Asadi H (2019) ROBIN: incremental oblique interleaved ECC for reliability improvement in STT-MRAM caches. In: Proceedings of the 24th Asia and South Pacific Design Automation Conference (ASP-DAC), pp 173–178. https://doi.org/10.1145/3287624.3287686

16.

Choi JH, Park GH (2017) NVM way allocation scheme to reduce NVM writes for hybrid cache architecture in chip-multiprocessors. IEEE Trans Parallel Distrib Syst 28(10):2896–2910. https://doi.org/10.1109/TPDS.2017.2689010 CrossRef

17.

Cheshmikhani E, Farbeh H, Asadi H (2019) Enhancing reliability of STT-MRAM caches by eliminating read disturbance accumulation. In: Proceedings of the Conference on Design, Automation & Test in Europe (DATE), pp 854–859. https://doi.org/10.23919/date.2019.8714946

18.

Guo X, Bojnordi MN, Guo Q, Ipek E (2017) Sanitizer: mitigating the impact of expensive ECC checks on STT-MRAM based main memories. IEEE Trans Comput 67(6):847–860. https://doi.org/10.1109/TC.2017.2779151 CrossRefMathSciNet

19.

Jevdjic D, Volos S, Falsafi B (2013) Die-stacked DRAM caches for servers: hit ratio, latency, or bandwidth? Have it all with footprint cache. In: Proceedings of the 40th Annual International Symposium on Computer Architecture (ISCA), pp 404–415. https://doi.org/10.1145/2485922.2485957

20.

Hameed F, Castrillon J (2017) Rethinking on-chip DRAM cache for simultaneous performance and energy optimization. In: Proceedings of the Conference on Design, Automation & Test in Europe (DATE), pp 362–367. https://doi.org/10.23919/date.2017.7927017

21.

Lee Y, Kim J, Jang H, Yang H, Kim J, Jeong J, Lee JW (2015) A fully associative, tagless DRAM cache. In: Proceedings of the 42nd Annual International Symposium on Computer Architecture (ISCA), pp 211–222. https://doi.org/10.1145/2749469.2750383

22.

Chaudhur M, Agrawal M, Gaur J, Subramoney S (2017) Micro-sector cache: improving space utilization in sectored DRAM caches. ACM Trans Archit Code Optim 14(1):7. https://doi.org/10.1145/3046680 CrossRef

23.

Volos S, Jevdjic D, Falsafi B, Grot B (2017) Fat caches for scale-out servers. IEEE Micro 37(2):90–103. https://doi.org/10.1109/MM.2017.32 CrossRef

24.

Nasri A, Fathy M, Broumandnia A (2018) An energy-efficient 3D-stacked STT-RAM cache architecture for cloud processors: the effect on emerging scale-out workloads. J Supercomput 74(4):1547–1561. https://doi.org/10.1007/s11227-017-2180-x CrossRef

25.

Mittal S, Vetter JS (2016) A survey of techniques for architecting DRAM caches. IEEE Trans Parallel Distrib Syst 27(6):1852–1863. https://doi.org/10.1109/TPDS.2015.2461155 CrossRef

26.

Jevdjic D, Loh GH, Kayak C, Falsafi B (2014) Unison cache: a scalable and effective die-stacked DRAM cache. In: Proceedings of the 47th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO), pp 25–37. https://doi.org/10.1109/micro.2014.51

27.

Hameed F, Menard C, Castrillon J (2017) Efficient STT-RAM last-level-cache architecture to replace DRAM cache. In: Proceedings of the International Symposium on Memory Systems (MemSys), pp 141–151. https://doi.org/10.1145/3132402.3132414

28.

Hameed F, Khan AA, Castrillon J (2018) Performance and energy efficient design of STT-RAM last-level-cache. IEEE Trans Very Large Scale Integr Syst 26(6):1059–1072. https://doi.org/10.1109/TVLSI.2018.2804938 CrossRef

29.

Smullen CW, Mohan V, Nigam A, Gurumurthi S, Stan MR (2011) Relaxing non-volatility for fast and energy-efficient STT-RAM caches. In: Proceedings of the 17th International Symposium on High Performance Computer Architecture (HPCA), pp 50–61. https://doi.org/10.1109/hpca.2011.5749716

30.

Li J, Shi L, Li QA, Xue CJ, Chen Y, Xu Y (2013) Cache coherence enabled adaptive refresh for volatile STT-RAM. In: Proceedings of the Conference on Design, Automation and Test in Europe (DATE), pp 1247–1250. https://doi.org/10.7873/date.2013.258

31.

Chi P, Shuangchen L, Cheng Y, Lu Y, Kang SH, Xie Y (2016) Architecture design with STT-RAM: Opportunities and challenges. In Proceedings of the 21st Asia and South Pacific Design Automation Conference (ASP-DAC), pp 109–114. https://doi.org/10.1109/aspdac.2016.7427997

32.

Sun G, Dong X, Xie Y, Li J, Chen Y (2009) A novel architecture of the 3D stacked MRAM L2 cache for CMPs. In: Proceedings of the 15th International Symposium on High Performance Computer Architecture (HPCA), pp 239–249. https://doi.org/10.1109/hpca.2009.4798259

33.

Kim N, Ahn J, Seo W, Choi K (2015) Energy-efficient exclusive last-level hybrid caches consisting of SRAM and STT-RAM. In: Proceedings of the International Conference on VLSI and System-on-Chip (VLSI-SoC), pp 183–188. https://doi.org/10.1109/vlsi-soc.2015.7314413

34.

Ahn J, Yoo S, Choi K (2016) Prediction hybrid cache: an energy-efficient STT-RAM cache architecture. IEEE Trans Comput 65(3):940–951. https://doi.org/10.1109/TC.2015.2435772 CrossRefMathSciNetMATH

35.

He J, Callenes-Sloan J (2017) A novel architecture of large hybrid cache with reduced energy. IEEE Trans Circuit Syst I Regular Pap 64(12):3092–3102. https://doi.org/10.1109/TCSI.2017.2719000 CrossRef

36.

Meza J, Li J, Mutlu O (2012) A case for small row buffers in non-volatile main memories. In: Proceedings of the 30th International Conference on Computer Design (ICCD), pp 484–485. https://doi.org/10.1109/iccd.2012.6378685

37.

Li Q, He Y, Li J, Shi L, Chen Y, Xue CJ (2015) Compiler-assisted refresh minimization for volatile STT-RAM cache. IEEE Trans Comput 64(8):2169–2181. https://doi.org/10.1109/TC.2014.2360527 CrossRefMathSciNetMATH

38.

Binkert N, Bechmann B, Black G et al (2011) The Gem5 simulator. ACM SIGARCH Comput Archit News 39(2):1–7. https://doi.org/10.1145/2024716.2024718 CrossRef

39.

Dong X, Xu C, Xie Y, Jouppi NP (2012) Nvsim: a circuit-level performance, energy, and area model for emerging nonvolatile memory. IEEE Trans Comput-Aided Des Integr Circuits Syst 31(7):994–1007. https://doi.org/10.1109/TCAD.2012.2185930 CrossRef

40.

Poremba M, Mittal S, Li D, Vetter JS, Xie Y (2015) DESTINY: A tool for modeling emerging 3D NVM and eDRAM caches. In: Proceedings of the Design, Automation & Test in Europe (DATE) Conference, pp 1543–1546. https://doi.org/10.7873/date.2015.0733

41.

Henning JL (2006) SPEC CPU2006 benchmark descriptions. ACM SIGARCH Comput Archit News 34(4):1–17. https://doi.org/10.1145/1186736.1186737 CrossRef

42.

CPLEX User’s Manual: IBM ILOG CPLEX Optimization Studio (2016) https://www.ibm.com/support/knowledgecenter/SSSA5P_12.7.0/ilog.odms.studio.help/pdf/usrcplex.pdf

43.

Farbeh H, Kim H, Miremadi SG, Kim S (2016) Floating-ECC: dynamic repositioning of error correcting code bits for extending the lifetime of STT-RAM caches. IEEE Trans Comput 65(12):3661–3675. https://doi.org/10.1109/TC.2016.2557326 CrossRefMathSciNetMATH

Titel: Energy minimization in the STT-RAM-based high-capacity last-level caches
verfasst von: Elyas Khajekarimi
Kamal Jamshidi
Abbas Vafaei
Publikationsdatum: 05.06.2019
Verlag: Springer US
Erschienen in: The Journal of Supercomputing / Ausgabe 10/2019
Print ISSN: 0920-8542
Elektronische ISSN: 1573-0484
DOI: https://doi.org/10.1007/s11227-019-02918-2

Springer Professional

Abstract

Bitte loggen Sie sich ein, um Zugang zu Ihrer Lizenz zu erhalten.

Sie haben noch keine Lizenz? Dann Informieren Sie sich jetzt über unsere Produkte:

Springer Professional "Wirtschaft"

Springer Professional "Technik"

Springer Professional "Wirtschaft+Technik"

Weitere Artikel der Ausgabe 10/2019

Integer linear programming-based multi-objective scheduling for scientific workflows in multi-cloud environments

Novel design of reversible priority encoder in quantum dot cellular automata based on Toffoli gate and Feynman gate

Job migration in HPC clusters by means of checkpoint/restart

An efficient energy-aware method for virtual machine placement in cloud data centers using the cultural algorithm

A calibrated asymptotic framework for analyzing packet classification algorithms on GPUs

Performance improvement of Apache Storm using InfiniBand RDMA