Skip to main content
Erschienen in: The Journal of Supercomputing 5/2017

19.09.2016

Automatic synthesis of quaternary quantum circuits

verfasst von: Mozammel H. A. Khan, Himanshu Thapliyal, Edgard Munoz-Coreas

Erschienen in: The Journal of Supercomputing | Ausgabe 5/2017

Einloggen

Aktivieren Sie unsere intelligente Suche, um passende Fachinhalte oder Patente zu finden.

search-config
loading …

Abstract

Quaternary encoded binary circuits are more compact than their binary counterpart. Although quaternary reversible circuits are realizable, design of such circuits is still in its infancy. This work proposes a new, enhanced method of quaternary Galois field sum of products (QGFSOP) synthesis for quaternary quantum circuits. To reduce QGFSOP product terms, the algorithm makes use of 11 newly defined quaternary Galois field (QGF) expansions (for a total of 21 QGF expansions). This algorithm achieves QGFSOP minimization with the assistance of a pseudo-Kronecker Galois field decision diagram (QGFDD). This is a novel approach for QGFSOP synthesis. Finally, QGFSOP expressions are translated into quantum cost optimized quaternary quantum circuits using: (1) newly developed quaternary quantum gate realizations of controlled Feynman and Toffoli gate that are optimized in terms of quantum cost, (2) use of composite literals consisting of 1 digit and M–S gates. Performance evaluation against existing works in the literature determined that our proposed method achieves an average QGFSOP expression product term savings of 32.66 %. Also, the synthesized QGFSOP circuits were evaluated in terms of quantum cost.

Sie haben noch keine Lizenz? Dann Informieren Sie sich jetzt über unsere Produkte:

Springer Professional "Wirtschaft"

Online-Abonnement

Mit Springer Professional "Wirtschaft" erhalten Sie Zugriff auf:

  • über 67.000 Bücher
  • über 340 Zeitschriften

aus folgenden Fachgebieten:

  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Finance + Banking
  • Management + Führung
  • Marketing + Vertrieb
  • Versicherung + Risiko




Jetzt Wissensvorsprung sichern!

Springer Professional "Technik"

Online-Abonnement

Mit Springer Professional "Technik" erhalten Sie Zugriff auf:

  • über 67.000 Bücher
  • über 390 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Maschinenbau + Werkstoffe




 

Jetzt Wissensvorsprung sichern!

Springer Professional "Wirtschaft+Technik"

Online-Abonnement

Mit Springer Professional "Wirtschaft+Technik" erhalten Sie Zugriff auf:

  • über 102.000 Bücher
  • über 537 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Finance + Banking
  • Management + Führung
  • Marketing + Vertrieb
  • Maschinenbau + Werkstoffe
  • Versicherung + Risiko

Jetzt Wissensvorsprung sichern!

Literatur
1.
Zurück zum Zitat Frost-Murphy SE ,Ottavi M, Frank MP, DeBenedictis EP (2006) On the design of reversible qdca systems. Technical report, Sandia National Laboratories Frost-Murphy SE ,Ottavi M, Frank MP, DeBenedictis EP (2006) On the design of reversible qdca systems. Technical report, Sandia National Laboratories
2.
Zurück zum Zitat Ren J, Semenov VK (2011) Progress with physically and logically reversible superconducting digital circuits. IEEE Trans Appl Supercond 21(3):780–786CrossRef Ren J, Semenov VK (2011) Progress with physically and logically reversible superconducting digital circuits. IEEE Trans Appl Supercond 21(3):780–786CrossRef
3.
Zurück zum Zitat Vos AD, Rentergem YV (2005) Power consumption in reversible logic addressed by a ramp voltage. In: Proc. 15th Intl. Workshop on Power and Timing Modeling, Optimization and Simulation, Lecture Notes in Computer Science, vol 3728, pp 207–216 Vos AD, Rentergem YV (2005) Power consumption in reversible logic addressed by a ramp voltage. In: Proc. 15th Intl. Workshop on Power and Timing Modeling, Optimization and Simulation, Lecture Notes in Computer Science, vol 3728, pp 207–216
4.
Zurück zum Zitat Nielsen M, Chuang I (2000) Quantum computation and quantum information. Cambridge University Press, CambridgeMATH Nielsen M, Chuang I (2000) Quantum computation and quantum information. Cambridge University Press, CambridgeMATH
5.
Zurück zum Zitat Wille R, Drechsler R (2009) BDD-based synthesis of reversible logic for large functions. In: Proc. 46th ACM/IEEE Design Automation Conf. (DAC ’09), pp 270–275 Wille R, Drechsler R (2009) BDD-based synthesis of reversible logic for large functions. In: Proc. 46th ACM/IEEE Design Automation Conf. (DAC ’09), pp 270–275
6.
Zurück zum Zitat Mochizuki A, Shirahama H, Hanyu T (2014) Design of a quaternary single-ended current-mode circuit for an energy-efficient inter-chip asynchronous communication link. In: Proc. 44th IEEE International Symposium on Multiple-Valued Logic (ISMVL), pp 67–72 Mochizuki A, Shirahama H, Hanyu T (2014) Design of a quaternary single-ended current-mode circuit for an energy-efficient inter-chip asynchronous communication link. In: Proc. 44th IEEE International Symposium on Multiple-Valued Logic (ISMVL), pp 67–72
7.
Zurück zum Zitat Onizawa N, Hanyu T, Gaudet VC (2009) High-throughput bit-serial LDPC decoder LSI based on multiple-valued asynchronous interleaving. IEICE Trans Electron E92–C(6):867–874CrossRef Onizawa N, Hanyu T, Gaudet VC (2009) High-throughput bit-serial LDPC decoder LSI based on multiple-valued asynchronous interleaving. IEICE Trans Electron E92–C(6):867–874CrossRef
9.
Zurück zum Zitat Sasao T, Nakahara H, Matsuura M, Kawamura Y, Butler JT (2009) A quaternary decision diagram machine and the optimization of its code. In: 39th International Symposium on Multiple-Valued Logic (ISMVL 2009), pp 362–369 Sasao T, Nakahara H, Matsuura M, Kawamura Y, Butler JT (2009) A quaternary decision diagram machine and the optimization of its code. In: 39th International Symposium on Multiple-Valued Logic (ISMVL 2009), pp 362–369
10.
Zurück zum Zitat Okamoto K, Homma N, Aoki T (2014) Formal design of arithmetic circuits over galois fields based on normal basis representations. IEICE Trans 97–D(9):2270–2277CrossRef Okamoto K, Homma N, Aoki T (2014) Formal design of arithmetic circuits over galois fields based on normal basis representations. IEICE Trans 97–D(9):2270–2277CrossRef
11.
Zurück zum Zitat Homma N, Saito K, Aoki T (2012) Formal design of multiple-valued arithmetic algorithms over Galois fields and its application to cryptographic processor. ISMVL, Victoria, pp 110–115 Homma N, Saito K, Aoki T (2012) Formal design of multiple-valued arithmetic algorithms over Galois fields and its application to cryptographic processor. ISMVL, Victoria, pp 110–115
12.
Zurück zum Zitat Feinstein DY, Thornton MA (2015) Quantum multiple-valued decision diagrams containing skipped variables. J Multi Valued Logic Soft Comput 24(1–4):93–108MathSciNet Feinstein DY, Thornton MA (2015) Quantum multiple-valued decision diagrams containing skipped variables. J Multi Valued Logic Soft Comput 24(1–4):93–108MathSciNet
13.
Zurück zum Zitat Liang J, Chen L, Han J, Lombardi F (2014) Design and evaluation of multiple valued logic gates using pseudo N-type carbon nanotube FETs. IEEE Trans Nanotechnol 13(4):695–708CrossRef Liang J, Chen L, Han J, Lombardi F (2014) Design and evaluation of multiple valued logic gates using pseudo N-type carbon nanotube FETs. IEEE Trans Nanotechnol 13(4):695–708CrossRef
14.
Zurück zum Zitat Muthukrishnan A, Stroud CR Jr (2000) Multivalued logic gates for quantum computation. Phys Rev A 62(5):052309/1-8MathSciNetCrossRef Muthukrishnan A, Stroud CR Jr (2000) Multivalued logic gates for quantum computation. Phys Rev A 62(5):052309/1-8MathSciNetCrossRef
15.
Zurück zum Zitat Meena JK, Lal C, Gupta H, Jain SC (2015) Low cost realization of square and square multiplication operations using toffoli gates. Green Computing and Internet of Things (ICGCIoT), International Conference on, Noida, pp 1304–1308 Meena JK, Lal C, Gupta H, Jain SC (2015) Low cost realization of square and square multiplication operations using toffoli gates. Green Computing and Internet of Things (ICGCIoT), International Conference on, Noida, pp 1304–1308
16.
Zurück zum Zitat Khan MHA, Siddika NK, Perkowski MA (2008) Minimization of quaternary Galois field sum of products expression for multi-output quaternary logic function using quaternary Galois field decision diagram. In: Proc. Intl. Symp. Multiple-Valued Logic, pp 125–130 Khan MHA, Siddika NK, Perkowski MA (2008) Minimization of quaternary Galois field sum of products expression for multi-output quaternary logic function using quaternary Galois field decision diagram. In: Proc. Intl. Symp. Multiple-Valued Logic, pp 125–130
17.
Zurück zum Zitat Mandal SB, Chakrabarti A, Sur-Kolay S (2012) A synthesis method for quaternary quantum logic circuits, in Progress in VLSI Design and Test. LNCS 7373:270–280 Mandal SB, Chakrabarti A, Sur-Kolay S (2012) A synthesis method for quaternary quantum logic circuits, in Progress in VLSI Design and Test. LNCS 7373:270–280
18.
Zurück zum Zitat Khan MMM, Biswas AK, Chowdhury S, Tanzid M, Mohsin KM, Hasan M, Kahn AI (2008) Quantum realization of some quaternary circuits. In: Proc. 2008 IEEE Region 10 Conference, pp 1–5 Khan MMM, Biswas AK, Chowdhury S, Tanzid M, Mohsin KM, Hasan M, Kahn AI (2008) Quantum realization of some quaternary circuits. In: Proc. 2008 IEEE Region 10 Conference, pp 1–5
19.
Zurück zum Zitat Khan MHA (2007) Reversible realization of quaternary decoder, multiplexer, and demultiplexer circuits. Eng Lett 15(2):203–207 Khan MHA (2007) Reversible realization of quaternary decoder, multiplexer, and demultiplexer circuits. Eng Lett 15(2):203–207
21.
Zurück zum Zitat Deb A, Das DK, Sur-Kolay S (2013) Modular design for symmetric functions using quantum quaternary logic. In: Proc. 5th Intl. Symp. Electronic System Design (ISED) Deb A, Das DK, Sur-Kolay S (2013) Modular design for symmetric functions using quantum quaternary logic. In: Proc. 5th Intl. Symp. Electronic System Design (ISED)
22.
Zurück zum Zitat Meena JK, Jain SC, Gupta H, Gupta S (2015) Synthesis of balanced quaternary reversible logic circuit. In: Circuit, Power and Computing Technologies (ICCPCT), International Conference on, Nagercoil, pp 1–6 Meena JK, Jain SC, Gupta H, Gupta S (2015) Synthesis of balanced quaternary reversible logic circuit. In: Circuit, Power and Computing Technologies (ICCPCT), International Conference on, Nagercoil, pp 1–6
23.
Zurück zum Zitat Khan MHA, Perkowski MA (2007) GF(4) based synthesis of quaternary reversible/quantum logic circuits. J Multiple Valued Logic Soft Comput 13:583–603MathSciNetMATH Khan MHA, Perkowski MA (2007) GF(4) based synthesis of quaternary reversible/quantum logic circuits. J Multiple Valued Logic Soft Comput 13:583–603MathSciNetMATH
24.
Zurück zum Zitat Sarabi A, Ho PF, Iravani K, Daasch WR, Perkowski MA (1993) Minimal multi-level realization of switching functions based on Kronecker functional decision diagrams. In: Proc. IEEE Intl. Workshop Logic Synthesis, pp P3a-1-6 Sarabi A, Ho PF, Iravani K, Daasch WR, Perkowski MA (1993) Minimal multi-level realization of switching functions based on Kronecker functional decision diagrams. In: Proc. IEEE Intl. Workshop Logic Synthesis, pp P3a-1-6
25.
Zurück zum Zitat Khan MHA, Perkowski MA, Khan MR (2005) Ternary GFSOP minimization using Kronecker decision diagrams and their synthesis with quantum cascades. J Multi Valued Logic Soft Comput 11:567–602MATH Khan MHA, Perkowski MA, Khan MR (2005) Ternary GFSOP minimization using Kronecker decision diagrams and their synthesis with quantum cascades. J Multi Valued Logic Soft Comput 11:567–602MATH
26.
Zurück zum Zitat Jayashree H, Thapliyal H, Arabnia HR, Agrawal V (2016) Ancilla-input and garbage-output optimized design of a reversible quantum integer multiplier. J Supercomput 72(4):1477–1493CrossRef Jayashree H, Thapliyal H, Arabnia HR, Agrawal V (2016) Ancilla-input and garbage-output optimized design of a reversible quantum integer multiplier. J Supercomput 72(4):1477–1493CrossRef
27.
Zurück zum Zitat Thapliyal H, Jayashree HV, Nagamani AN, Arabnia HR (2013) Progress in reversible processor design: a novel methodology for reversible carry look-ahead adder. Springer Trans Comput Sci 7420:73–97 Thapliyal H, Jayashree HV, Nagamani AN, Arabnia HR (2013) Progress in reversible processor design: a novel methodology for reversible carry look-ahead adder. Springer Trans Comput Sci 7420:73–97
28.
Zurück zum Zitat Thapliyal H, Arabnia HR, Srinivas MB (2009) Efficient reversible logic design of BCD subtractors. In: Springer Transactions on Computational Sciences Journal, LNCS 5300, vol 3, pp 99–121 Thapliyal H, Arabnia HR, Srinivas MB (2009) Efficient reversible logic design of BCD subtractors. In: Springer Transactions on Computational Sciences Journal, LNCS 5300, vol 3, pp 99–121
29.
Zurück zum Zitat Bocharov A, Roetteler M, Svore KM (2016) Factoring with Qutrits: Shor’s Algorithm on Ternary and Metaplectic Quantum Architectures. arXiv:1605.02756 Bocharov A, Roetteler M, Svore KM (2016) Factoring with Qutrits: Shor’s Algorithm on Ternary and Metaplectic Quantum Architectures. arXiv:​1605.​02756
30.
Zurück zum Zitat Sharifi F, Moaiyeri MH, Navi K, Bagherzadeh N (2016) Ultra-low-power carbon nanotube FET-based quaternary logic gates, Taylor and Francis. Int J Electron 103(9):1524–1537 Sharifi F, Moaiyeri MH, Navi K, Bagherzadeh N (2016) Ultra-low-power carbon nanotube FET-based quaternary logic gates, Taylor and Francis. Int J Electron 103(9):1524–1537
31.
Zurück zum Zitat Sharifi F, Moaiyeri MH, Navi K, Bagherzadeh N (2015) Quaternary full adder cells based on carbon nanotube FETs. J Comput Electron 14(3):762–772CrossRef Sharifi F, Moaiyeri MH, Navi K, Bagherzadeh N (2015) Quaternary full adder cells based on carbon nanotube FETs. J Comput Electron 14(3):762–772CrossRef
32.
Zurück zum Zitat Moaiyeri MH, Navi K, Hashemipour O (2012) Design and evaluation of CNFET-based quaternary circuits. Springer Circuits Syst Signal Process 31(5):1631–1652MathSciNetCrossRef Moaiyeri MH, Navi K, Hashemipour O (2012) Design and evaluation of CNFET-based quaternary circuits. Springer Circuits Syst Signal Process 31(5):1631–1652MathSciNetCrossRef
33.
Zurück zum Zitat Kotiyal S, Thapliyal H, Ranganathan N (2010) Design of a ternary barrel shifter using multiple-valued reversible logic. In: Proceedings of the 10th IEEE International Conference on Nanotechnology (IEEE NANO). Seoul, Korea, pp 1104–1108 Kotiyal S, Thapliyal H, Ranganathan N (2010) Design of a ternary barrel shifter using multiple-valued reversible logic. In: Proceedings of the 10th IEEE International Conference on Nanotechnology (IEEE NANO). Seoul, Korea, pp 1104–1108
Metadaten
Titel
Automatic synthesis of quaternary quantum circuits
verfasst von
Mozammel H. A. Khan
Himanshu Thapliyal
Edgard Munoz-Coreas
Publikationsdatum
19.09.2016
Verlag
Springer US
Erschienen in
The Journal of Supercomputing / Ausgabe 5/2017
Print ISSN: 0920-8542
Elektronische ISSN: 1573-0484
DOI
https://doi.org/10.1007/s11227-016-1878-5

Weitere Artikel der Ausgabe 5/2017

The Journal of Supercomputing 5/2017 Zur Ausgabe

Premium Partner