Skip to main content
Erschienen in: The Journal of Supercomputing 16/2023

21.05.2023

Real-time approximate and combined 2D convolvers for FPGA-based image processing

verfasst von: Ali Ramezanzad, Mehran Rezaei, Hooman Nikmehr, Mahdi Kalbasi

Erschienen in: The Journal of Supercomputing | Ausgabe 16/2023

Einloggen

Aktivieren Sie unsere intelligente Suche, um passende Fachinhalte oder Patente zu finden.

search-config
loading …

Abstract

Convolution widely has been used as the main part of the improvement in digital image processing applications. In convolutional computations, a large number of memory accesses and a huge amount of computations challenge its performance. Many of the related proposed convolvers are based on exact computations. Although exact convolvers keep the accuracy of the convolution operation at the top level, sometimes by missing a negligible amount of accuracy, the performance can be improved. Approximate computing is a new technique for solving computation overhead problems. In this paper, approximate 2D convolvers are presented which minimize the memory access rate and computations by a special factor of multiply-and-accumulate (MAC) terms. On the other hand, to preserve the flexibility for supporting different required accuracy, the proposed approximate convolvers are combined with the exact designs with real-time pre-processing stages by exploiting innovative methods which manage the hardware overhead. In comparison with conventional convolvers, the proposed designs improve the number of active resources which causes a significant reduction in power consumption. For 3 × 3 kernel size, the evaluation results on the Xilinx Virtex-7 (XC7V2000t) FPGA device show 34% and 20% power optimization of the proposed approximate and combined convolvers, respectively, in comparison with exact convolver (EC). Also, this improvement grows by increasing the kernel size. Finally, a comparison based on RMSE and PSNR for different sample images and filters reveals that the error rate and image quality reduction are acceptable for many real-time image processing applications.

Sie haben noch keine Lizenz? Dann Informieren Sie sich jetzt über unsere Produkte:

Springer Professional "Wirtschaft"

Online-Abonnement

Mit Springer Professional "Wirtschaft" erhalten Sie Zugriff auf:

  • über 67.000 Bücher
  • über 340 Zeitschriften

aus folgenden Fachgebieten:

  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Finance + Banking
  • Management + Führung
  • Marketing + Vertrieb
  • Versicherung + Risiko




Jetzt Wissensvorsprung sichern!

Springer Professional "Technik"

Online-Abonnement

Mit Springer Professional "Technik" erhalten Sie Zugriff auf:

  • über 67.000 Bücher
  • über 390 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Maschinenbau + Werkstoffe




 

Jetzt Wissensvorsprung sichern!

Springer Professional "Wirtschaft+Technik"

Online-Abonnement

Mit Springer Professional "Wirtschaft+Technik" erhalten Sie Zugriff auf:

  • über 102.000 Bücher
  • über 537 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Finance + Banking
  • Management + Führung
  • Marketing + Vertrieb
  • Maschinenbau + Werkstoffe
  • Versicherung + Risiko

Jetzt Wissensvorsprung sichern!

Literatur
1.
Zurück zum Zitat Masters BR, Gonzalez RC, Woods R (2009) Digital image processing. J Biomed Opt 14(2):029901CrossRef Masters BR, Gonzalez RC, Woods R (2009) Digital image processing. J Biomed Opt 14(2):029901CrossRef
2.
Zurück zum Zitat Zhao Y, Wang M, Yang G, Chan JCW (2018) FOV Expansion of Bioinspired Multiband Polarimetric Imagers With Convolutional Neural Networks. IEEE Photonics J 10(1):1–14 Zhao Y, Wang M, Yang G, Chan JCW (2018) FOV Expansion of Bioinspired Multiband Polarimetric Imagers With Convolutional Neural Networks. IEEE Photonics J 10(1):1–14
3.
Zurück zum Zitat Xu Q, Mytkowicz T, Kim NS (2016) Approximate Computing: A Survey. IEEE Design & Test 33(1):8–22CrossRef Xu Q, Mytkowicz T, Kim NS (2016) Approximate Computing: A Survey. IEEE Design & Test 33(1):8–22CrossRef
4.
Zurück zum Zitat Kalbasi M, Nikmehr H (2019) A fine-grained pipelined 2-D convolver for high-performance applications. IEEE Trans Circuits Syst II Express Briefs 66(1):146–150 Kalbasi M, Nikmehr H (2019) A fine-grained pipelined 2-D convolver for high-performance applications. IEEE Trans Circuits Syst II Express Briefs 66(1):146–150
5.
Zurück zum Zitat Licciardo GD, Cappetta C, Benedetto LD (2016) FPGA optimization of convolution-based 2d filtering processor for image processing. In: 2016 8th Computer Science and Electronic Engineering (CEEC):180–185 Licciardo GD, Cappetta C, Benedetto LD (2016) FPGA optimization of convolution-based 2d filtering processor for image processing. In: 2016 8th Computer Science and Electronic Engineering (CEEC):180–185
6.
Zurück zum Zitat Cabello F, Len J, Iano Y, Arthur R (2015) Implementation of a fixed-point 2d Gaussian filter for image processing based on FPGA. In: 2015 Signal processing: Algorithms, Architectures, Arrangements, and Applications (SPA) 28–33 Cabello F, Len J, Iano Y, Arthur R (2015) Implementation of a fixed-point 2d Gaussian filter for image processing based on FPGA. In: 2015 Signal processing: Algorithms, Architectures, Arrangements, and Applications (SPA) 28–33
7.
Zurück zum Zitat Chen K, Fabrizio L, Jie H (2016) Design and analysis of an approximate 2D convolver. In: 2016 IEEE international symposium on defect and fault tolerance in VLSI and nanotechnology systems (DFT). IEEE, 2016 Chen K, Fabrizio L, Jie H (2016) Design and analysis of an approximate 2D convolver. In: 2016 IEEE international symposium on defect and fault tolerance in VLSI and nanotechnology systems (DFT). IEEE, 2016
8.
Zurück zum Zitat Chen K et al (2018) Efficient implementations of reduced precision redundancy (RPR) multiply and accumulate (MAC). IEEE Trans Comput 68(5):784–790MathSciNetCrossRefMATH Chen K et al (2018) Efficient implementations of reduced precision redundancy (RPR) multiply and accumulate (MAC). IEEE Trans Comput 68(5):784–790MathSciNetCrossRefMATH
9.
Zurück zum Zitat Sborz G, Felipe V, Cesar Z (2020) Architectural exploration of an FPGA-based hardware accelerator for the gaussian filter using approximate computing. In: Anais Estendidos do X Simpósio Brasileiro de Engenharia de Sistemas Computacionais, SBC Sborz G, Felipe V, Cesar Z (2020) Architectural exploration of an FPGA-based hardware accelerator for the gaussian filter using approximate computing. In: Anais Estendidos do X Simpósio Brasileiro de Engenharia de Sistemas Computacionais, SBC
10.
Zurück zum Zitat Menaka R, Janarthanan S, Deeba K (2020) FPGA implementation of low power and high speed image edge detection algorithm. Microprocess Microsyst 75:103053CrossRef Menaka R, Janarthanan S, Deeba K (2020) FPGA implementation of low power and high speed image edge detection algorithm. Microprocess Microsyst 75:103053CrossRef
11.
Zurück zum Zitat Sangeetha D, Deepa P (2019) Fpga implementation of cost-effective robust Canny edge detection algorithm. J Real Time Image Process 16(4):957–970CrossRef Sangeetha D, Deepa P (2019) Fpga implementation of cost-effective robust Canny edge detection algorithm. J Real Time Image Process 16(4):957–970CrossRef
12.
Zurück zum Zitat Zhang H, Xia M, Hu G (2007) A multi-window partial buffering scheme for FPGA-based 2-D convolvers. IEEE Trans Circuits Syst II Express Briefs 54(2):200–204CrossRef Zhang H, Xia M, Hu G (2007) A multi-window partial buffering scheme for FPGA-based 2-D convolvers. IEEE Trans Circuits Syst II Express Briefs 54(2):200–204CrossRef
13.
Zurück zum Zitat Bosi B, Bois G, Savaria Y (1999) Reconfigurable pipelined 2-D convolvers for fast digital signal processing. IEEE Trans Very Larg Scale Integration (VLSI) Syst 7(3):299–308CrossRef Bosi B, Bois G, Savaria Y (1999) Reconfigurable pipelined 2-D convolvers for fast digital signal processing. IEEE Trans Very Larg Scale Integration (VLSI) Syst 7(3):299–308CrossRef
15.
Zurück zum Zitat Toledo-Moreo FJ, Martnez-Alvarez JJ, Garrigs-Guerrero J, Ferrndez-Vicente JM (2012) FPGA-based architecture for the real-time computation of 2-d convolution with large kernel size. J Syst Archit 58(8):277–285CrossRef Toledo-Moreo FJ, Martnez-Alvarez JJ, Garrigs-Guerrero J, Ferrndez-Vicente JM (2012) FPGA-based architecture for the real-time computation of 2-d convolution with large kernel size. J Syst Archit 58(8):277–285CrossRef
16.
Zurück zum Zitat Zhang MZ, Ngo HT, Asari VK (2007) Multiplier-less VLSI architecture for real-time computation of multi-dimensional convolution. Microprocess Microsyst 31(1):25–37CrossRef Zhang MZ, Ngo HT, Asari VK (2007) Multiplier-less VLSI architecture for real-time computation of multi-dimensional convolution. Microprocess Microsyst 31(1):25–37CrossRef
18.
Zurück zum Zitat Ma ZB, Yang Y, Liu YX, Bharath AA (2016) Recurrently decomposable 2-D convolvers for FPGA-based digital image processing. IEEE Trans Circuits Syst II Express Briefs 63(10):979–983 Ma ZB, Yang Y, Liu YX, Bharath AA (2016) Recurrently decomposable 2-D convolvers for FPGA-based digital image processing. IEEE Trans Circuits Syst II Express Briefs 63(10):979–983
19.
Zurück zum Zitat Fons F, Fons M, Cant E (2011) Run-time self-reconfigurable 2D convolver for adaptive image processing. Microelectron J 42(1):204–217CrossRef Fons F, Fons M, Cant E (2011) Run-time self-reconfigurable 2D convolver for adaptive image processing. Microelectron J 42(1):204–217CrossRef
20.
Zurück zum Zitat Yadav DK, Gupta AK, Mishra AK (2008) A fast and area efficient 2-d convolver for real time image processing. In: TENCON 2008 – 2008 IEEE Region 10 Conference. 1–6 Yadav DK, Gupta AK, Mishra AK (2008) A fast and area efficient 2-d convolver for real time image processing. In: TENCON 2008 – 2008 IEEE Region 10 Conference. 1–6
21.
Zurück zum Zitat Artix-7 FPGAs Data Sheet, Xilinx, Inc., 2017, v1.22 Artix-7 FPGAs Data Sheet, Xilinx, Inc., 2017, v1.22
24.
Zurück zum Zitat Salomon D (2004) Data compression: the complete reference. Springer, NorthridgeMATH Salomon D (2004) Data compression: the complete reference. Springer, NorthridgeMATH
25.
Zurück zum Zitat Wang Y, Lin J, Wang Z (2017) An energy-efficient architecture for binary weight convolutional neural networks. IEEE Trans Very Large Scale Integration (VLSI) Syst 26(2):280–293CrossRef Wang Y, Lin J, Wang Z (2017) An energy-efficient architecture for binary weight convolutional neural networks. IEEE Trans Very Large Scale Integration (VLSI) Syst 26(2):280–293CrossRef
26.
Zurück zum Zitat Ahmed HO, Maged G, Mohamed D (2018) Concurrent MAC unit design using VHDL for deep learning networks on FPGA. In: 2018 IEEE Symposium on Computer Applications & Industrial Electronics (ISCAIE). IEEE Ahmed HO, Maged G, Mohamed D (2018) Concurrent MAC unit design using VHDL for deep learning networks on FPGA. In: 2018 IEEE Symposium on Computer Applications & Industrial Electronics (ISCAIE). IEEE
27.
Zurück zum Zitat Solovyev RA, et al. (2018) FPGA implementation of convolutional neural networks with fixed-point calculations. arXiv preprint arXiv:1808.09945 Solovyev RA, et al. (2018) FPGA implementation of convolutional neural networks with fixed-point calculations. arXiv preprint arXiv:​1808.​09945
28.
Zurück zum Zitat Garland J, Gregg D (2018) Low complexity multiply-accumulate units for convolutional neural networks with weight-sharing. ACM Trans Archit Code Optim (TACO) 15(3):1–24CrossRef Garland J, Gregg D (2018) Low complexity multiply-accumulate units for convolutional neural networks with weight-sharing. ACM Trans Archit Code Optim (TACO) 15(3):1–24CrossRef
Metadaten
Titel
Real-time approximate and combined 2D convolvers for FPGA-based image processing
verfasst von
Ali Ramezanzad
Mehran Rezaei
Hooman Nikmehr
Mahdi Kalbasi
Publikationsdatum
21.05.2023
Verlag
Springer US
Erschienen in
The Journal of Supercomputing / Ausgabe 16/2023
Print ISSN: 0920-8542
Elektronische ISSN: 1573-0484
DOI
https://doi.org/10.1007/s11227-023-05377-y

Weitere Artikel der Ausgabe 16/2023

The Journal of Supercomputing 16/2023 Zur Ausgabe

Premium Partner