Skip to main content
Erschienen in: Microsystem Technologies 1/2018

18.10.2016 | Technical Paper

Wide-range CMOS reference clock generator with a dynamic duty cycle scaling mechanism at a 0.9-V supply voltage

verfasst von: Wei-Bin Yang, Yu-Lung Lo, Kuo-Ning Chang, Yu-Yao Lin

Erschienen in: Microsystem Technologies | Ausgabe 1/2018

Einloggen

Aktivieren Sie unsere intelligente Suche, um passende Fachinhalte oder Patente zu finden.

search-config
loading …

Abstract

This paper presents a wide-range CMOS reference clock generator with a dynamic duty cycle scaling mechanism. A new duty-cycle-to-voltage converter (DCVC) is proposed for the clock generator, which requires only the duty cycles of differential 25-MHz input signals. When these duty cycles are set into the DCVC, dual control voltages, namely VP and VN with positive and negative control duty cycle coefficients, respectively, are produced to manage the current sources of the differential voltage-controlled ring oscillator and supply a wide range of frequency channels. The proposed clock generator can supply a stable output clock with a wide range of frequencies from 37 kHz to 34 MHz. Notably, the wide-range CMOS reference clock generator can also be used in a universal serial bus hub or in wide band applications with low supply voltages and small areas.

Sie haben noch keine Lizenz? Dann Informieren Sie sich jetzt über unsere Produkte:

Springer Professional "Wirtschaft+Technik"

Online-Abonnement

Mit Springer Professional "Wirtschaft+Technik" erhalten Sie Zugriff auf:

  • über 102.000 Bücher
  • über 537 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Finance + Banking
  • Management + Führung
  • Marketing + Vertrieb
  • Maschinenbau + Werkstoffe
  • Versicherung + Risiko

Jetzt Wissensvorsprung sichern!

Springer Professional "Technik"

Online-Abonnement

Mit Springer Professional "Technik" erhalten Sie Zugriff auf:

  • über 67.000 Bücher
  • über 390 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Maschinenbau + Werkstoffe




 

Jetzt Wissensvorsprung sichern!

Literatur
Zurück zum Zitat Chang MH, Hsieh CY, Chen MW, Hwang W (2011) Near-/Sub-threshold DLL-based clock generator with PVT-aware locking range compensation. International Symposium low power electronics and design (ISLPED), pp 15–20 Chang MH, Hsieh CY, Chen MW, Hwang W (2011) Near-/Sub-threshold DLL-based clock generator with PVT-aware locking range compensation. International Symposium low power electronics and design (ISLPED), pp 15–20
Zurück zum Zitat Hong MH (2014) Sub 1V crystal less clock generator circuit with automatic detection process and temperature variation. M.S. thesis, Tamkang University, Taiwan, R.O.C Hong MH (2014) Sub 1V crystal less clock generator circuit with automatic detection process and temperature variation. M.S. thesis, Tamkang University, Taiwan, R.O.C
Zurück zum Zitat Hwang S, Kim KM, Kim J, Kim SW, Kim C (2013) A self-calibrated DLL-based clock generator for an energy-aware EISC processor. IEEE Trans Very Large Scale Integr (VLSI) 21(3):575–579CrossRef Hwang S, Kim KM, Kim J, Kim SW, Kim C (2013) A self-calibrated DLL-based clock generator for an energy-aware EISC processor. IEEE Trans Very Large Scale Integr (VLSI) 21(3):575–579CrossRef
Zurück zum Zitat Lee J, Cho S (2009) A 10 MHz 80 μW 67 ppm/°C CMOS reference clock oscillator with a temperature compensated feedback loop in 0.18 μm CMOS. Symposium VLSI circuits, pp 226–227 Lee J, Cho S (2009) A 10 MHz 80 μW 67 ppm/°C CMOS reference clock oscillator with a temperature compensated feedback loop in 0.18 μm CMOS. Symposium VLSI circuits, pp 226–227
Zurück zum Zitat Michaelsen JA, Wisland DT (2010) A low-voltage low-power Frequency-to-voltage converter for VCO feedback linearization. IEEE international conference electronics, circuits, and systems (ICECS), pp 1132–1135 Michaelsen JA, Wisland DT (2010) A low-voltage low-power Frequency-to-voltage converter for VCO feedback linearization. IEEE international conference electronics, circuits, and systems (ICECS), pp 1132–1135
Zurück zum Zitat Min S, Copani T, Kiaei S, Bakkaloglu B (2012) A 90-nm CMOS 5-GHz ring-oscillator PLL with delay-discriminator-based active phase-noise cancellation. IEEE radio frequency integrated circuits symposium (RFIC), pp 173–176 Min S, Copani T, Kiaei S, Bakkaloglu B (2012) A 90-nm CMOS 5-GHz ring-oscillator PLL with delay-discriminator-based active phase-noise cancellation. IEEE radio frequency integrated circuits symposium (RFIC), pp 173–176
Zurück zum Zitat Sundaresan K, Allen PE, Ayazi F (2006) Process and temperature compensation in a 7-MHz CMOS clock oscillator. IEEE J Solid State Circuits (JSSC) 41(2):433–442CrossRef Sundaresan K, Allen PE, Ayazi F (2006) Process and temperature compensation in a 7-MHz CMOS clock oscillator. IEEE J Solid State Circuits (JSSC) 41(2):433–442CrossRef
Zurück zum Zitat Sung WH, Hsu SY, Yu JY, Yu CY, Lee CY (2010) A frequency accuracy enhanced sub-10 µW on-chip clock generator for energy efficient crystal-less wireless biotelemetry applications. IEEE symposium VLSI circuits (VLSIC), pp 115–116 Sung WH, Hsu SY, Yu JY, Yu CY, Lee CY (2010) A frequency accuracy enhanced sub-10 µW on-chip clock generator for energy efficient crystal-less wireless biotelemetry applications. IEEE symposium VLSI circuits (VLSIC), pp 115–116
Zurück zum Zitat Tokunaga Y, Sakiyama S, Matsumoto A, Dosho S (2009) An on-chip CMOS relaxation oscillator with power averaging feedback using a reference proportional to supply voltage. IEEE international solid-state circuits conference (ISSCC), pp 404–405, 405a Tokunaga Y, Sakiyama S, Matsumoto A, Dosho S (2009) An on-chip CMOS relaxation oscillator with power averaging feedback using a reference proportional to supply voltage. IEEE international solid-state circuits conference (ISSCC), pp 404–405, 405a
Zurück zum Zitat Yang WB, Wang CH, Yeh SS, Liao CC (2013) A multiple frequency clock generator using wide operation frequency range phase interpolator. Microelectr J (MEJ) 44(8):688–695CrossRef Yang WB, Wang CH, Yeh SS, Liao CC (2013) A multiple frequency clock generator using wide operation frequency range phase interpolator. Microelectr J (MEJ) 44(8):688–695CrossRef
Zurück zum Zitat Yu CY, Yu JY, Lee CY (2012) A low voltage all-digital on-chip oscillator using relative reference modeling. IEEE Trans Very Large Scale Integr (VLSI) 20(9):1615–1620CrossRef Yu CY, Yu JY, Lee CY (2012) A low voltage all-digital on-chip oscillator using relative reference modeling. IEEE Trans Very Large Scale Integr (VLSI) 20(9):1615–1620CrossRef
Metadaten
Titel
Wide-range CMOS reference clock generator with a dynamic duty cycle scaling mechanism at a 0.9-V supply voltage
verfasst von
Wei-Bin Yang
Yu-Lung Lo
Kuo-Ning Chang
Yu-Yao Lin
Publikationsdatum
18.10.2016
Verlag
Springer Berlin Heidelberg
Erschienen in
Microsystem Technologies / Ausgabe 1/2018
Print ISSN: 0946-7076
Elektronische ISSN: 1432-1858
DOI
https://doi.org/10.1007/s00542-016-3165-z

Weitere Artikel der Ausgabe 1/2018

Microsystem Technologies 1/2018 Zur Ausgabe

Neuer Inhalt