Anzeige
Erschienen in:
04.07.2019
16- Layer PCB Channel Design with Minimum Crosstalk and Optimization of VIA and TDR Analysis
Erschienen in: Journal of Electronic Testing | Ausgabe 4/2019
EinloggenAktivieren Sie unsere intelligente Suche, um passende Fachinhalte oder Patente zu finden.
Wählen Sie Textabschnitte aus um mit Künstlicher Intelligenz passenden Patente zu finden. powered by
Markieren Sie Textabschnitte, um KI-gestützt weitere passende Inhalte zu finden. powered by
Abstract
A transparent interconnects on a 16 layer PCB stack-up with a 100 Ω differential impedance with interconnects is proposed in this paper. To minimize the differential crosstalk, a differential spacing is maintained between interconnects. The transmitter and receiver are demonstrated as Input Buffer Information Specification (IBIS) models. An IBIS model describes the V-I characteristics information about the particular buffer. To provide better channel performance, the interconnect Via structures are optimized in this paper. To observe the channel performance in the frequency domain, S-parameter analysis is performed. To view BER plots, eye diagram and bathtub curve analysis is implemented. To observe the impedance with respect to the propagation delay of the channel, Time Domain Reflectometer (TDR) analysis is performed. Debugging and impedance discontinuity correction are performed using TDR analysis. ADS 9 (Advanced Design System) simulation software is used in this paper.