Skip to main content

1996 | OriginalPaper | Buchkapitel

Background

verfasst von : Jitendra B. Khare, Wojciech Maly

Erschienen in: From Contamination to Defects, Faults and Yield Loss

Verlag: Springer US

Aktivieren Sie unsere intelligente Suche, um passende Fachinhalte oder Patente zu finden.

search-config
loading …

In this chapter, we briefly discuss previous attempts at modeling contamination in IC manufacturing and its effect on yield modeling. The relevance of these models in modern manufacturing environments is also discussed.

Metadaten
Titel
Background
verfasst von
Jitendra B. Khare
Wojciech Maly
Copyright-Jahr
1996
Verlag
Springer US
DOI
https://doi.org/10.1007/978-1-4613-1377-9_2

Neuer Inhalt