Skip to main content
Erschienen in: Journal of Electronic Testing 3/2023

18.05.2023

BISCC: A Novel Approach to Built In State Consistency Checking For Quick Volume Validation of Mixed-Signal/RF Systems

verfasst von: Sabyasachi Deyati, Barry Muldrey, Abhijit Chatterjee

Erschienen in: Journal of Electronic Testing | Ausgabe 3/2023

Einloggen

Aktivieren Sie unsere intelligente Suche, um passende Fachinhalte oder Patente zu finden.

search-config
loading …

Abstract

The increasing integration of mixed-signal systems in System-on-Chips (SoCs) and System-on-Packages (SoPs) has made pre and post-silicon validation more challenging. This is due to the lack of automated design checking algorithms and the inability to control and observe internal circuit nodes in post-silicon. While digital scan chains can provide observability of internal digital circuit states, analog scan chains encounter issues such as signal integrity, bandwidth, and circuit loading. To address these challenges, a new approach based on built-in state consistency checking (BISCC) is proposed in this paper. The BISCC technique enables both pre and post-silicon validation of mixed-signal/RF systems without the need for manual checks. The approach is supported by a design-for-validation (DfV) methodology, which inserts a minimum amount of circuitry into mixed-signal systems to detect and diagnose design bugs. The core idea is to apply two spectrally diverse stimuli to the circuit under test (CUT) in a way that results in the same circuit state (observed voltage/current values at internal or external circuit nodes). By comparing the resulting state values, design bugs can be detected efficiently without manual checks. The proposed BISCC approach does not make assumptions about the nature of the detected bugs and is steered towards detecting the most likely design bugs. The effectiveness of the approach is demonstrated through test cases for both pre and post-silicon design bug detection and diagnosis.

Sie haben noch keine Lizenz? Dann Informieren Sie sich jetzt über unsere Produkte:

Springer Professional "Wirtschaft+Technik"

Online-Abonnement

Mit Springer Professional "Wirtschaft+Technik" erhalten Sie Zugriff auf:

  • über 102.000 Bücher
  • über 537 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Finance + Banking
  • Management + Führung
  • Marketing + Vertrieb
  • Maschinenbau + Werkstoffe
  • Versicherung + Risiko

Jetzt Wissensvorsprung sichern!

Springer Professional "Technik"

Online-Abonnement

Mit Springer Professional "Technik" erhalten Sie Zugriff auf:

  • über 67.000 Bücher
  • über 390 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Maschinenbau + Werkstoffe




 

Jetzt Wissensvorsprung sichern!

Springer Professional "Wirtschaft"

Online-Abonnement

Mit Springer Professional "Wirtschaft" erhalten Sie Zugriff auf:

  • über 67.000 Bücher
  • über 340 Zeitschriften

aus folgenden Fachgebieten:

  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Finance + Banking
  • Management + Führung
  • Marketing + Vertrieb
  • Versicherung + Risiko




Jetzt Wissensvorsprung sichern!

Weitere Produktempfehlungen anzeigen
Literatur
1.
Zurück zum Zitat Deyati S (2017) Scalable algorithms and design for debug hardware for test, validation and security of mixed signal/rf circuits and systems. Georgia Inst Technol Deyati S (2017) Scalable algorithms and design for debug hardware for test, validation and security of mixed signal/rf circuits and systems. Georgia Inst Technol
2.
Zurück zum Zitat Deyati S, Muldrey BJ, Banerjee A, Chatterjee A (2012) Validation signature testing: A methodology for post-silicon validation of analog/mixed-signal circuits. In Computer-Aided Design (ICCAD), 2012 IEEE/ACM International Conference on, 5-8 Nov. 2012, 553-556 Deyati S, Muldrey BJ, Banerjee A, Chatterjee A (2012) Validation signature testing: A methodology for post-silicon validation of analog/mixed-signal circuits. In Computer-Aided Design (ICCAD), 2012 IEEE/ACM International Conference on, 5-8 Nov. 2012, 553-556
3.
Zurück zum Zitat Deyati S, Muldrey BJ, Banerjee A, Chatterjee A (2013) VAST: Post-Silicon VAlidation and Diagnosis of RF/Mixed-Signal Circuits Using Signature Tests. In VLSI Design and 2013 12th International Conference on Embedded Systems (VLSID), 2013 26th International Conferenceon, 5-10 Jan. 2013, 314-319. https://doi.org/10.1109/VLSID.2013.207 Deyati S, Muldrey BJ, Banerjee A, Chatterjee A (2013) VAST: Post-Silicon VAlidation and Diagnosis of RF/Mixed-Signal Circuits Using Signature Tests. In VLSI Design and 2013 12th International Conference on Embedded Systems (VLSID), 2013 26th International Conferenceon, 5-10 Jan. 2013, 314-319. https://​doi.​org/​10.​1109/​VLSID.​2013.​207
5.
Zurück zum Zitat Deyati S, Muldrey B, Chatterjee A (2017) BISCC: Efficient pre through post silicon validation of mixed-signal/RF systems using built in state consistency checking. In Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, 27-31 March 2017, 274-277. https://doi.org/10.23919/DATE.2017.7926997 Deyati S, Muldrey B, Chatterjee A (2017) BISCC: Efficient pre through post silicon validation of mixed-signal/RF systems using built in state consistency checking. In Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, 27-31 March 2017, 274-277. https://​doi.​org/​10.​23919/​DATE.​2017.​7926997
11.
12.
22.
Zurück zum Zitat Vasudevamurthy R, Das PK, Amrutur B (2011) A mostly-digital analog scan-out chain for low bandwidth voltage measurement for analog IP test. In Circuits and Systems (ISCAS), 2011 IEEE International Symposium on, 15-18 May 2011, 2035–2038. https://doi.org/10.1109/ISCAS.2011.5937996 Vasudevamurthy R, Das PK, Amrutur B (2011) A mostly-digital analog scan-out chain for low bandwidth voltage measurement for analog IP test. In Circuits and Systems (ISCAS), 2011 IEEE International Symposium on, 15-18 May 2011, 2035–2038. https://​doi.​org/​10.​1109/​ISCAS.​2011.​5937996
Metadaten
Titel
BISCC: A Novel Approach to Built In State Consistency Checking For Quick Volume Validation of Mixed-Signal/RF Systems
verfasst von
Sabyasachi Deyati
Barry Muldrey
Abhijit Chatterjee
Publikationsdatum
18.05.2023
Verlag
Springer US
Erschienen in
Journal of Electronic Testing / Ausgabe 3/2023
Print ISSN: 0923-8174
Elektronische ISSN: 1573-0727
DOI
https://doi.org/10.1007/s10836-023-06062-x

Weitere Artikel der Ausgabe 3/2023

Journal of Electronic Testing 3/2023 Zur Ausgabe

Neuer Inhalt