Skip to main content
Fachgebiete
Automobil + Motoren Bauwesen + Immobilien Business IT + Informatik Elektrotechnik + Elektronik Energie + Nachhaltigkeit Finance + Banking Management + Führung Marketing + Vertrieb Maschinenbau + Werkstoffe Versicherung + Risiko
DE
EN
Themenseiten
Organisationspsychologie Projektmanagement Marketing Smart Manufacturing
Bücher
Zeitschriften
Weitere Formate
Podcasts Webinare Technik Webinare Wirtschaft Kongresse Veranstaltungskalender Awards
Jetzt Einzelzugang starten
Zugang für Unternehmen
Referenzkunden
ATZ-Fachkongress

Chassis.tech plus 2024


4 Kongresse in einer Veranstaltung

Treffen Sie in München die Fachleute von Chassis, Lenkung, Bremsen sowie Reifen/Räder.
Erweiterte Suche
Anmelden
nach oben
Wireless Personal Communications
Erschienen in: Wireless Personal Communications 4/2013

01.12.2013

An Analysis of Reducing Communication Delay in Network-on-Chip Interconnect Architecture

verfasst von: Hasan Furhad, Mohammad A. Haque, Cheol-Hong Kim, Jong-Myon Kim

Erschienen in: Wireless Personal Communications | Ausgabe 4/2013

Einloggen

Aktivieren Sie unsere intelligente Suche, um passende Fachinhalte oder Patente zu finden.

search-config
loading …

Abstract

This paper presents an Enhanced Clustered Mesh (EnMesh) topology for a Network-on-Chip architecture in order to reduce the communication delay between remote regions by considering the physical positions of remote nodes. EnMesh topology includes short paths between diagonal regions to ensure fast communication among remote nodes. The performance and silicon area overhead of EnMesh are analyzed and compared to those of state-of-the-art topologies such as Mesh, Torus, and Butterfly-Fat-Tree (BFT). Experimental results demonstrate that EnMesh outperforms other existing regular topologies in terms of throughput, latency, packet loss rate, and silicon area overhead.
Vorheriger Artikel A Semantic Approach for Transforming XML Data into RDF Ontology
Nächster Artikel Repackaging Attack on Android Banking Applications and Its Countermeasures

Sie haben noch keine Lizenz? Dann Informieren Sie sich jetzt über unsere Produkte:

Springer Professional "Technik"

Online-Abonnement

Mit Springer Professional "Technik" erhalten Sie Zugriff auf:

  • über 67.000 Bücher
  • über 390 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Maschinenbau + Werkstoffe




 

Jetzt Wissensvorsprung sichern!

Jetzt informieren

Springer Professional "Wirtschaft+Technik"

Online-Abonnement

Mit Springer Professional "Wirtschaft+Technik" erhalten Sie Zugriff auf:

  • über 102.000 Bücher
  • über 537 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Finance + Banking
  • Management + Führung
  • Marketing + Vertrieb
  • Maschinenbau + Werkstoffe
  • Versicherung + Risiko

Jetzt Wissensvorsprung sichern!

Jetzt informieren

Springer Professional "Wirtschaft"

Online-Abonnement

Mit Springer Professional "Wirtschaft" erhalten Sie Zugriff auf:

  • über 67.000 Bücher
  • über 340 Zeitschriften

aus folgenden Fachgebieten:

  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Finance + Banking
  • Management + Führung
  • Marketing + Vertrieb
  • Versicherung + Risiko




Jetzt Wissensvorsprung sichern!

Jetzt informieren
Literatur
1.
Bakhouya, M., Suboh, S., Gaber, J., El-Ghazawi, T., & Niar, S. (2011). Performance evaluation and design tradeoffs of on-chip interconnect architectures. Journal of Simulation Modelling Practice and Theory, 19(6), 1496–1505.CrossRef
2.
Grecu, C., Pande, P. P., Ivanov, A., & Saleh, R. (2004). Structured interconnect architecture: A solution for the non-scalability of bus-based SoCs. In 14th International Symposium of ACM Great Lakes. doi:10.​1145/​988952.​988999.
3.
4.
5.
Shtykh, R., & Jin, Q. (2011). A human-centric integrated approach to web information search and sharing. Journal of Human-centric Computing and Information Sciences. doi:10.​1186/​2192-1962-1-2.
6.
Sabbaghi, N. R., Modarressi, M., & Sarbazi-Azad, H. (2012). The 2D digraph-based NoCs: Attractive alternatives to the 2D mesh NoCs. Journal of Supercomputing, 59(1), 1–21.CrossRef
7.
Geer, D. (2009). Networks on processors improve on-chip communications. IEEE Transactions on Computing, 42(3), 17–20.MathSciNet
8.
Anant, B., & Azad, N. (2011). Interconnect network analysis of many-core chips. IEEE Transactions on Electron Devices, 58(9), 2831–2837.CrossRef
9.
Qiying, W., Tingting, Q., & Satoshi, F. (2011). A two-level caching protocol for hierarchical peer-to-peer file sharing systems. Journal of Convergence, 2(1), 11–16.
10.
Neil, Y., & Stephen, Y. F. (2012). An integrated approach for internet resources mining and searching. Journal of Convergence, 3(2), 37–44.
11.
Kumar, S., Jantsch, A., Soinien, J. P., Forsell, M., Millberg, M., Berg, J., Tiensyrj, K., & Hemani, A. (2002). A network-on-chip architecture and design methodology. In IEEE international symposium on VLSI (pp. 117–124).
12.
Guerrier, P., & Greiner, A. (2000). A generic architecture for on-chip packet-switched interconnections. In Automation and test in Europe: IEEE international conference on design, (pp. 250–256).
13.
Dally, W. J., & Towles, B. (2001). Route packets, not wires:on-chip interconnection networks. In IEEE International conference on design automation (pp. 683–689).
14.
Karim, F., Nguyen, A., & Dey, S. (2002). An interconnection architecture for networking systems on chip. IEEE Transactions on Microprocessors, 22(5), 36–45.
15.
Seifi, M. R., & Eshghi, M. (2012). Clustered NoC, A suitable design for group communications in network-on-chip. Journal of Computer and Electrical Engineering, 38(1), 82–95.CrossRef
16.
Furhad, H., & Kim, J. M. (2012). An enhanced clustered mesh topology for network-on-chip architecture. In International conference on advanced information technology and sensor application, 20.
17.
18.
19.
Bolotin, E., Cidon, I., Ginosar, R., & Kolodny, A. (2004). Cost Considerations in network-on-chip. Integration—The VLSI Journal, 38(1), 19–42.CrossRef
20.
Ogras, U. Y., & Marculescu, R. (2005). Application-specific network-on-chip architecture customization via long-range link insertion. In IEEE/ACM International conference on computer aided design (pp. 246–253).
21.
Dally, W. J. (1991). Express cubes: Improving the performance of K-ary N-cube interconnection networks. IEEE Transactions on Computing, 40(9), 1016–1023.CrossRef
22.
Feero, S. B., & Pande, P. P. (2009). Networks-on-chip in a three-dimensional environment: A performance evaluation. IEEE Transactions on Computing, 58(1), 32–45.MathSciNetCrossRef
23.
Shen, Z. (1998). Average diameter of network structures and its estimation. in ACM International symposium on applied, computing (pp. 593–597).
24.
Xu, Y., Zhou, J., & Liu, S. (2011). Research and analysis of routing algorithms for NoC. IEEE International Conference on Computer Research and Development, 2, 98–102.
25.
26.
Lu, Z., Thid, R., Millberg, M., Nilsson, E. & Jantsch, A. (2005). NNSE: Nostrum network-on-chip simulation environment. In International conference on Swedish system-on-chip conference (pp. 18–19).
27.
28.
Hossain, H., Ahmed, M., Nayeem, A.A., Islam, T.Z. & Akbar, M. (2007). Gpnocsim-A general purpose simulator for network-on-chip. In IEEE international conference on information and communication technology (pp. 54–57).
29.
Suboh, S., Bakhouya, M., Lopez-Buedo, S. & El-Ghazawi, T. (2008). Simulation-based approach for evaluating on-chip interconnect architectures. In IEEE international conference on programmable logic, (pp. 75–80).
30.
Pande, P. P., Grecu, C., Jones, M., Ivanov, A., & Saleh, R. (2005). Performance evaluation and design trade-offs for network-on-chip interconnect architectures. IEEE Transactions on Computers, 54(8), 1025–1040.CrossRef
31.
32.
Gehlot, P. & Chouhan, S. S. (2009). Performance evaluation of network-on-chip architectures. In IEEE international conference on emerging trends in electronic and photonic devices and systems (pp. 124–127).
33.
Buddha, S., & Daya, K. L. (2012). A novel energy-aware cluster head selection based on particle swarm optimization for wireless sensor networks. Journal of Human-centric Computing and Information Sciences. doi:10.​1186/​2192-1962-2-13.
34.
Pande, P. P., Grecu, C., Ivanov, A. & Saleh, R. (2003). Design of a switch for network-on-chip applications. InInternational symposium circuits and systems (pp. 217–220).
35.
36.
Kahng, A. B., & Li, Bin. (2012). ORION 2.0: A power-area simulator for interconnection networks. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 20(1), 191–196.CrossRef
37.
Benini, L. & Micheli, G. D. (2001). Powering networks on chips: Energy-efficient and reliable interconnect design for SoCs. In Proceedings of 14th ISSI system, synthesis (pp. 33–38).
Metadaten
Titel
An Analysis of Reducing Communication Delay in Network-on-Chip Interconnect Architecture
verfasst von
Hasan Furhad
Mohammad A. Haque
Cheol-Hong Kim
Jong-Myon Kim
Publikationsdatum
01.12.2013
Verlag
Springer US
Erschienen in
Wireless Personal Communications / Ausgabe 4/2013
Print ISSN: 0929-6212
Elektronische ISSN: 1572-834X
DOI
https://doi.org/10.1007/s11277-013-1257-y

Weitere Artikel der Ausgabe 4/2013

Wireless Personal Communications 4/2013 Zur Ausgabe

OriginalPaper

Low-Cost Web Service Discovery Based on Distributed Decision Tree in P2P Environments

OriginalPaper

A Novel Security Scheme for the Smart Grid and SCADA Networks

OriginalPaper

Effective and Comfortable Power Control Model Using Kalman Filter for Building Energy Management

OriginalPaper

An Adaptable Job Submission System Based on Moderate Price-Adjusting Policy in Market-Based Grids

OriginalPaper

User Requirement Analysis and IT Framework Design for Smart Airports

EditorialNotes

Advanced Information Technologies in Future Computing Environments