Skip to main content
Erschienen in: Journal of Computational Electronics 2/2016

30.03.2016

Two-dimensional analytical model of threshold voltage and drain current of a double-halo gate-stacked triple-material double-gate MOSFET

verfasst von: Md. Arafat Mahmud, Samia Subrina

Erschienen in: Journal of Computational Electronics | Ausgabe 2/2016

Einloggen

Aktivieren Sie unsere intelligente Suche, um passende Fachinhalte oder Patente zu finden.

search-config
loading …

Abstract

We have developed a two-dimensional analytical model for the channel potential, threshold voltage, and drain-to-source current of a symmetric double-halo gate-stacked triple-material double-gate metal–oxide–semiconductor field-effect transistor (MOSFET). The two-dimensional Poisson’s equation is solved to obtain the channel potential. For accurate modeling of the device, fringing capacitance and effective surface charge are considered. The basic drift–diffusion equation is used to model the drain-to-source current. The midchannel potential of the device is used instead of the surface potential in the current modeling, considering the fact that the punch-through current is not confined only to the surface in a fully depleted MOSFET. An expression for the pinch-off voltage is derived to model the drain current in the saturation region accurately. Various short-channel effects such as drain-induced barrier lowering, gate leakage, threshold voltage, and roll-off have also been investigated. This structure shows excellent ability to suppress various short-channel effects. The results of the proposed model are validated against data obtained from a commercially available numerical device simulator.

Sie haben noch keine Lizenz? Dann Informieren Sie sich jetzt über unsere Produkte:

Springer Professional "Wirtschaft+Technik"

Online-Abonnement

Mit Springer Professional "Wirtschaft+Technik" erhalten Sie Zugriff auf:

  • über 102.000 Bücher
  • über 537 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Finance + Banking
  • Management + Führung
  • Marketing + Vertrieb
  • Maschinenbau + Werkstoffe
  • Versicherung + Risiko

Jetzt Wissensvorsprung sichern!

Springer Professional "Technik"

Online-Abonnement

Mit Springer Professional "Technik" erhalten Sie Zugriff auf:

  • über 67.000 Bücher
  • über 390 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Maschinenbau + Werkstoffe




 

Jetzt Wissensvorsprung sichern!

Springer Professional "Wirtschaft"

Online-Abonnement

Mit Springer Professional "Wirtschaft" erhalten Sie Zugriff auf:

  • über 67.000 Bücher
  • über 340 Zeitschriften

aus folgenden Fachgebieten:

  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Finance + Banking
  • Management + Führung
  • Marketing + Vertrieb
  • Versicherung + Risiko




Jetzt Wissensvorsprung sichern!

Anhänge
Nur mit Berechtigung zugänglich
Literatur
1.
Zurück zum Zitat Ernst, T., Cristoloveanu, S., Ghibaudo, G., Ouisee, T., Horiguchi, S., Ono, Y., Takahashi, Y., Murase, K.: Ultimately thin double-gate SOI MOSFETs. IEEE Trans. Electron Devices 50, 830–838 (2003)CrossRef Ernst, T., Cristoloveanu, S., Ghibaudo, G., Ouisee, T., Horiguchi, S., Ono, Y., Takahashi, Y., Murase, K.: Ultimately thin double-gate SOI MOSFETs. IEEE Trans. Electron Devices 50, 830–838 (2003)CrossRef
2.
Zurück zum Zitat Suzuki, K., Tosaka, Y., Tanaka, T., Horie, H., Arimoto, Y.: Scaling theory of double-gate SOI MOSFETs. IEEE Trans. Electron Devices 40, 2326–2329 (1993)CrossRef Suzuki, K., Tosaka, Y., Tanaka, T., Horie, H., Arimoto, Y.: Scaling theory of double-gate SOI MOSFETs. IEEE Trans. Electron Devices 40, 2326–2329 (1993)CrossRef
3.
Zurück zum Zitat Lu, H., Taur, Y.: An analytical potential model for symmetric and asymmetric DG MOSFETs. IEEE Trans. Electron Devices 53, 1161–1168 (2007) Lu, H., Taur, Y.: An analytical potential model for symmetric and asymmetric DG MOSFETs. IEEE Trans. Electron Devices 53, 1161–1168 (2007)
4.
Zurück zum Zitat Chen, Q., Harrell II, E.M., Meindl, J.D.: A physical short-channel threshold voltage model for undoped symmetric double-gate MOSFETs. IEEE Trans. Electron Devices 50(7), 1631–1637 (2003)CrossRef Chen, Q., Harrell II, E.M., Meindl, J.D.: A physical short-channel threshold voltage model for undoped symmetric double-gate MOSFETs. IEEE Trans. Electron Devices 50(7), 1631–1637 (2003)CrossRef
5.
Zurück zum Zitat Taur, Y.: An analytical solution to a double-gate MOSFET with undoped body. IEEE Trans. Electron Devices 21(5), 245–247 (2002)CrossRef Taur, Y.: An analytical solution to a double-gate MOSFET with undoped body. IEEE Trans. Electron Devices 21(5), 245–247 (2002)CrossRef
6.
Zurück zum Zitat Tsormpatzoglou, A., Dimitriadis, C.A., Clerc, R., Pananakakis, G.: Threshold voltage model for short-channel undoped symmetrical double-gate MOSFETs. IEEE Trans. Electron Devices 55(9), 2512–2516 (2008)CrossRef Tsormpatzoglou, A., Dimitriadis, C.A., Clerc, R., Pananakakis, G.: Threshold voltage model for short-channel undoped symmetrical double-gate MOSFETs. IEEE Trans. Electron Devices 55(9), 2512–2516 (2008)CrossRef
7.
Zurück zum Zitat Cerdeira, A., Moldovan, O., Iniguez, B., Estrada, M.: Modeling of potentials and threshold voltage for symmetric doped double-gate MOSFETs. Solid State Electron. 52(5), 830–837 (2008)CrossRef Cerdeira, A., Moldovan, O., Iniguez, B., Estrada, M.: Modeling of potentials and threshold voltage for symmetric doped double-gate MOSFETs. Solid State Electron. 52(5), 830–837 (2008)CrossRef
8.
Zurück zum Zitat Reddy, G.V., Kumar, M.J.: A new dual-material double-gate (DMDG) nanoscale SOI MOSFET-two-dimensional analytical modeling and simulation. IEEE Trans. Nanotechnol. 4, 260–268 (2005)CrossRef Reddy, G.V., Kumar, M.J.: A new dual-material double-gate (DMDG) nanoscale SOI MOSFET-two-dimensional analytical modeling and simulation. IEEE Trans. Nanotechnol. 4, 260–268 (2005)CrossRef
9.
Zurück zum Zitat Sarkhel, S., Naha, S., Sarkar, S.K.: Reduced SCEs in fully depleted dual-material double-gate (DMDG) SON MOSFET: analytical modeling and simulation. Int. J. Sci. Eng. Res. 3, 1–5 (2012) Sarkhel, S., Naha, S., Sarkar, S.K.: Reduced SCEs in fully depleted dual-material double-gate (DMDG) SON MOSFET: analytical modeling and simulation. Int. J. Sci. Eng. Res. 3, 1–5 (2012)
10.
Zurück zum Zitat Pal, A., Sarkar, A.: Analytical study of dual material surrounding gate MOSFET to suppress short-channel effects (SCEs). Eng. Sci. Technol. 17(4), 205–212 (2014) Pal, A., Sarkar, A.: Analytical study of dual material surrounding gate MOSFET to suppress short-channel effects (SCEs). Eng. Sci. Technol. 17(4), 205–212 (2014)
11.
Zurück zum Zitat Li, C., Zhuang, Y., Han, R.: Cylindrical surrounding-gate MOSFETs with electrically induced source/drain extension. Microelectron. J. 42, 341–346 (2011)CrossRef Li, C., Zhuang, Y., Han, R.: Cylindrical surrounding-gate MOSFETs with electrically induced source/drain extension. Microelectron. J. 42, 341–346 (2011)CrossRef
12.
Zurück zum Zitat Sarkar, A., De, S., Sarkar, C.K.: Asymmetric halo and single-halo dual-material gate and double halo double material gate n-MOSFETs characteristic parameter modeling. Int. J. Numer. Model. 26, 41–55 (2013)CrossRef Sarkar, A., De, S., Sarkar, C.K.: Asymmetric halo and single-halo dual-material gate and double halo double material gate n-MOSFETs characteristic parameter modeling. Int. J. Numer. Model. 26, 41–55 (2013)CrossRef
13.
Zurück zum Zitat Dhanaselvama, P.S., Balamurugana, N.B.: Analytical approach of a nanoscale triple-material surrounding gate (TMSG) MOSFETs for reduced short-channel effects. Microelectron. J. 44, 400–404 (2013)CrossRef Dhanaselvama, P.S., Balamurugana, N.B.: Analytical approach of a nanoscale triple-material surrounding gate (TMSG) MOSFETs for reduced short-channel effects. Microelectron. J. 44, 400–404 (2013)CrossRef
14.
Zurück zum Zitat Razavi, P., Orouji, A.A.: Nanoscale triple material double gate (TM-DG) MOSFET for improving short channel effects. In: International Conference on Advances in Electronics and Microelectronics, pp. 11–14 (2008) Razavi, P., Orouji, A.A.: Nanoscale triple material double gate (TM-DG) MOSFET for improving short channel effects. In: International Conference on Advances in Electronics and Microelectronics, pp. 11–14 (2008)
15.
Zurück zum Zitat Tiwari, P.K., Dubey, S., Singh, M., Jit, S.: A two-dimensional analytical model for threshold voltage of short-channel triple-material double gate metal-oxide-semiconductor field effect transistor. J. Appl. Phys. 108, 074508 (2010)CrossRef Tiwari, P.K., Dubey, S., Singh, M., Jit, S.: A two-dimensional analytical model for threshold voltage of short-channel triple-material double gate metal-oxide-semiconductor field effect transistor. J. Appl. Phys. 108, 074508 (2010)CrossRef
16.
Zurück zum Zitat Inani, A., Rao, R.V., Cheng, B., Woo, Z.: Gate stack architecture analysis and channel engineering in deep sub-micron MOSFETs. Jpn. J. Appl. Phys. 38, 2266 (1999)CrossRef Inani, A., Rao, R.V., Cheng, B., Woo, Z.: Gate stack architecture analysis and channel engineering in deep sub-micron MOSFETs. Jpn. J. Appl. Phys. 38, 2266 (1999)CrossRef
17.
Zurück zum Zitat Cheng, B., Cao, M., Rao, R., Inani, A., Voorde, P.V., Greene, W.M., Stork, J.M.C., Yu, Z., Zeitzoff, P.M., Woo, J.C.S.: The impact of high-k gate dielectrics and metal gate electrodes on sub-100 nm MOSFETs. IEEE Trans. Electron Devices 46, 1537–1544 (1999)CrossRef Cheng, B., Cao, M., Rao, R., Inani, A., Voorde, P.V., Greene, W.M., Stork, J.M.C., Yu, Z., Zeitzoff, P.M., Woo, J.C.S.: The impact of high-k gate dielectrics and metal gate electrodes on sub-100 nm MOSFETs. IEEE Trans. Electron Devices 46, 1537–1544 (1999)CrossRef
18.
Zurück zum Zitat Tsividis, Y.: Operation and Modelling of the MOS Transistor, 2nd edn. McGraw-Hill, New York (1989) Tsividis, Y.: Operation and Modelling of the MOS Transistor, 2nd edn. McGraw-Hill, New York (1989)
19.
Zurück zum Zitat Pradhan, K.P., Mohapatra, S.K., Agarwal, P.K., Sahu, P.K., Behera, D.K., Mishra, J.: Symmetric DG-MOSFET with gate and channel engineering: a 2-D simulation study. Microelectron. Solid State Electron. 2, 1–9 (2013) Pradhan, K.P., Mohapatra, S.K., Agarwal, P.K., Sahu, P.K., Behera, D.K., Mishra, J.: Symmetric DG-MOSFET with gate and channel engineering: a 2-D simulation study. Microelectron. Solid State Electron. 2, 1–9 (2013)
20.
Zurück zum Zitat Bentrcia, T., Djeffal, F., Benhaya, A.H.: Continuous analytic I-V model for GS DG MOSFETs including hot-carrier degradation effects. J. Semicond. 33, 014001 (2012) Bentrcia, T., Djeffal, F., Benhaya, A.H.: Continuous analytic I-V model for GS DG MOSFETs including hot-carrier degradation effects. J. Semicond. 33, 014001 (2012)
21.
Zurück zum Zitat Park, H.J., Ko, P.K., Hu, C.: A charge sheet capacitance model of short channel MOSFET’s for spice. IEEE Trans. Comput. Aided Des. 10(3), 376–389 (1991)CrossRef Park, H.J., Ko, P.K., Hu, C.: A charge sheet capacitance model of short channel MOSFET’s for spice. IEEE Trans. Comput. Aided Des. 10(3), 376–389 (1991)CrossRef
22.
Zurück zum Zitat Young, K.K.: Short channel effect in fully depleted SOI MOSFETs. IEEE Trans. Electron Devices 36, 399–402 (1989)CrossRef Young, K.K.: Short channel effect in fully depleted SOI MOSFETs. IEEE Trans. Electron Devices 36, 399–402 (1989)CrossRef
23.
Zurück zum Zitat Yan, R.H., Ourmazd, A., Lee, K.F.: Scaling the Si MOSFET: from bulk to SOI. IEEE Trans. Electron Devices 39, 1704–1710 (1992)CrossRef Yan, R.H., Ourmazd, A., Lee, K.F.: Scaling the Si MOSFET: from bulk to SOI. IEEE Trans. Electron Devices 39, 1704–1710 (1992)CrossRef
24.
Zurück zum Zitat Arora, N.D.: MOSFET Models for VLSI Circuits Simulation. Springer, New York (1993)CrossRef Arora, N.D.: MOSFET Models for VLSI Circuits Simulation. Springer, New York (1993)CrossRef
25.
Zurück zum Zitat Sodini, C.G., Ko, P.-K., Moll, J.L.: The effect of high fields on MOS device and circuit performance. IEEE Trans. Electron Devices 31, 1386–1393 (1984)CrossRef Sodini, C.G., Ko, P.-K., Moll, J.L.: The effect of high fields on MOS device and circuit performance. IEEE Trans. Electron Devices 31, 1386–1393 (1984)CrossRef
26.
Zurück zum Zitat Akers, A.: The effect of field dependent mobility on the threshold voltage of a small geometry MOSFET. Solid State Electron. 23, 173–175 (1989)CrossRef Akers, A.: The effect of field dependent mobility on the threshold voltage of a small geometry MOSFET. Solid State Electron. 23, 173–175 (1989)CrossRef
27.
Zurück zum Zitat Merckel, G.: CAD Models of MOSFETs. Process and Device Modeling for Integrated Circuit Design. Noordoff, Leyden (1977) Merckel, G.: CAD Models of MOSFETs. Process and Device Modeling for Integrated Circuit Design. Noordoff, Leyden (1977)
28.
Zurück zum Zitat Hamid, H.A.E., Guitart, J.R., Iniguez, B.: Analytical model of the threshold voltage and subthreshold swing of undoped cylindrical gate-all-around-based MOSFETs. IEEE Trans. Electron Devices 54, 572–579 (2007)CrossRef Hamid, H.A.E., Guitart, J.R., Iniguez, B.: Analytical model of the threshold voltage and subthreshold swing of undoped cylindrical gate-all-around-based MOSFETs. IEEE Trans. Electron Devices 54, 572–579 (2007)CrossRef
29.
Zurück zum Zitat Kumar, A., Kedzierski, J., Laux, S.E.: Quantam-based simulation analysis of scaling in ultrathin body device structures. IEEE Trans. Electron Devices 52, 614–617 (2005)CrossRef Kumar, A., Kedzierski, J., Laux, S.E.: Quantam-based simulation analysis of scaling in ultrathin body device structures. IEEE Trans. Electron Devices 52, 614–617 (2005)CrossRef
30.
Zurück zum Zitat Neaman, A.D.: Semiconductor Physics and Devices. Tata Mcgraw-Hill, New Delhi (1992) Neaman, A.D.: Semiconductor Physics and Devices. Tata Mcgraw-Hill, New Delhi (1992)
31.
Zurück zum Zitat Sverdrup, P.G., Sinha, S., Asheghi, M., Uma, S., Goodson, K.E.: Measurement of ballistic phonon conduction near hotspots in silicon. Appl. Phys. Lett. 78(21), 3331–3333 (2001)CrossRef Sverdrup, P.G., Sinha, S., Asheghi, M., Uma, S., Goodson, K.E.: Measurement of ballistic phonon conduction near hotspots in silicon. Appl. Phys. Lett. 78(21), 3331–3333 (2001)CrossRef
Metadaten
Titel
Two-dimensional analytical model of threshold voltage and drain current of a double-halo gate-stacked triple-material double-gate MOSFET
verfasst von
Md. Arafat Mahmud
Samia Subrina
Publikationsdatum
30.03.2016
Verlag
Springer US
Erschienen in
Journal of Computational Electronics / Ausgabe 2/2016
Print ISSN: 1569-8025
Elektronische ISSN: 1572-8137
DOI
https://doi.org/10.1007/s10825-016-0820-7

Weitere Artikel der Ausgabe 2/2016

Journal of Computational Electronics 2/2016 Zur Ausgabe

Neuer Inhalt